



# MT7621 Programming Guide

## 7-port Gigabit Ethernet Switch

Version: 0.3  
Release date: 2014-09-09

© 2008 - 2015 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc.  
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Specifications are subject to change without notice.

## Document Revision History

---

Revision	Date	Author	Note
V01	2014/05/26	PeterCT WU	Initial version
V02	2014/05/26	PeterCT Wu	Source from 7530
V03	2014/09/9	PeterCT Wu	Add loop detection
V04	2014/10/16	PeterCT Wu	Update QoS Setting

## Table of Contents

---

DOCUMENT REVISION HISTORY .....	2
TABLE OF CONTENTS.....	3
1 GENERAL DESCRIPTION.....	5
1.1 INTRODUCT/ON.....	5
2 FUNCTION DESCRIPTION.....	6
2.1 MODE SETTING.....	6
2.2 RESET .....	8
2.3 ACCESS CONTROL LIST (ACL) .....	9
2.4 BROADCAST STORM SUPPRESSION .....	13
2.5 DROP PRECEDENCE CONTROL.....	16
2.6 EGRESS RATE LIMIT CONTROL.....	20
2.7 FLOW CONTROL.....	22
2.8 INGRESS RATE CONTROL .....	24
2.9 LINK STATUS.....	27
2.10 LINK STATUS CHANGE .....	29
2.11 LED CONTROLLER.....	30
2.12 LOOP DETECTION.....	36
2.13 MAC FORWARD CONTROL .....	39
2.14 MAC TABLE AGING TIME.....	40
2.15 MAC TABLE .....	41
2.16 OUTPUT QUEUE.....	42
2.17 VLAN SETTING.....	43
2.18 QOS (QUALITY OF SERVICES) .....	47
2.19 SPECIAL TAG FORMAT .....	60
2.20 LOCAL PORT ENABLE .....	62
2.21 SYSTEM MAC CONTROLLER .....	63
2.22 MIB (MANAGEMENT INFORMATION BASE) COUNTER .....	64
3 ANNEX.....	72
USER PORT .....	72
TRANSLATION PORT .....	72
TRANSPARENT PORT.....	73
SECURITY MODE .....	73

CHECK MODE .....	74
FALLBACK MODE .....	74
PORT MATRIX MODE .....	74
FRAMES FILTERED BY THE PORT MATRIX MEMBER .....	74

# 1 General Description

## 1.1 Introduction

MT7621 GSW is a highly integrated Ethernet switch with high performance and non-blocking transmission. It includes a 7-port Gigabit Ethernet MAC and a 5-port Gigabit Ethernet PHY for several applications, such as xDSL, xPON, WiFi AP, and cable modem. MT7621 GSW enables an advanced power-saving feature to meet the market requirement. It complies with IEEE803.3az for Energy Efficient Ethernet and cable-length/link-down power saving mode. MT7621 GSW is also designed for cost-sensitive applications in retail and Telecom market. MediaTek's industry-leading techniques provide customers with the most cost-competitive and lowest power consumption Ethernet product in the industry. Please refer to the below figure to know the construct of MT7621 GSW.



## 2 Function Description

### 2.1 Mode setting

The register 0x 7800 is hardware trap, it is made when power on (define by boot-strap resistance). You can change it by writing 0x7804. Finally, the system would active according ox7804 not 0x7800. Some registers of 0x7800 cannot be changed. For detail, please check the switch register map. You should check it bit by bit.

00007800 HWTRAP Hardware Trap Status Register 01007FFF																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		ht_loo	ht_p5_			ht_smi_addr	ht_xtal_fsel	ht_p6_	ht_p5_	ht_p5_	ht_c_	ht_eep_				
		pdet_dintf_se	is_I					intf_di_	intf_m_	intf_di_	mdio_	rom_e_				ht_chip_mode
Type		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

If you want to change 0x7804, you need to set bit 16 as 1 of 0x7804 first.

00007804 MHWTRAP Modified Hardware Trap Status Register 0100000F																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												csr_p5_				csr_ch_
Type												RW				RW
Reset												0				0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	csr_gs_w_ck_	csr_lo_	csr_p5_			csr_smi_addr	csr_xtal_fsel	csr_p6_	csr_p5_	csr_p5_	csr_c_	csr_eeprom_en				csr_ch_
	opdet_intf_se	dis_el						intf_d_is	intf_m_is	intf_d_is	mdio_bps_n				chip_mode	
Type	RW	RW	RW	RO	RO	RW	RW	RW	RW	RW	RO				RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Bit(s)	Name	Description
20	csr_p5_phy0_sel	When p5_intf_sel == 1'b0, the external device will be connected to 1'b0: GPHY4 1'b1: GPHY0
16	csr_chg_trap	Change HW-TRAP setting 1'b1: Change 1'b0: Use default HW-TRAP setting
15	csr_gsw_ck_sel	Control GSW_CK (if csr_chg_trap == 1) 1'b0: 500MHz 1'b1: 200MHz
14	csr_loopdet_dis	Hardware Loop Detection Disable (if csr_chg_trap == 1) 1'b0: Enable 1'b1: Disable
13	csr_p5_intf_sel	Port 5 Interface Selection (if csr_chg_trap == 1) 1'b1: P5 Interface connects to GMAC5 1'b0: P5 Interface connects to GePHY4 or GePHY0 (depends on csr_p5_phy0_sel)

12:11	csr_smi_addr	<b>csr_smi_addr</b> is equal to ht_smi_addr[1:0] (offset: 0x7800, bit 12~11) since this hardware trap cannot be modified by software.
10:9	csr_xtal_fsel	<b>csr_xtal_fsel</b> is equal to ht_xtal_fsel[1:0](offset: 0x7800, bit 10~9)since this hardware trap cannot be modified by software.
8	csr_p6_intf_dis	<b>From hw_trap[8]</b> Port 6 Interface Disable (if csr_chg_trap == 1) 1'b0: Enable 1'b1: Disable
7	csr_p5_intf_mode	<b>Port 5 Interface Mode (if csr_chg_trap == 1)</b> 1'b0: GMII/MII 1'b1: RGMII
6	csr_p5_intf_dis	<b>Port 5 Interface Disable (if csr_chg_trap == 1)</b> 1'b1: Disable 1'b0: Enable
5	csr_c_mdio_bps_n	<b>Directly access phy mdc (if csr_chg_trap==1)</b> 0: Directly access PHY registers via C_MDC/C_MDIO 1: Indirectly access PHY registers
4	csr_eeprom_en	<b>csr_eeprom_en</b> is equal to ht_eeprom_en (offset: 0x7800, bit 4) since this hardware trap cannot be modified by software.
3:0	csr_chip_mode	<b>csr_chip_mode</b> is equal to ht_chip_mode[3:0] (offset: 0x7800, bit 3~0) since this hardware trap cannot be modified by software.

Please also check the detail hardware strapping of GSW.

Pin Name	Type	Pin Number	Description
P4_LED_0	I/O	99	Crystal clock frequency selection
P3_LED_0	I/O	102	{P4_LED_0, P3_LED_0} signals are used to control the crystal clock input frequency to XO and XI. 00: Reserved. 01: 20MHz 10: 40MHz 11: 25MHz (default)
P3_LED_2	I/O	100	SMI Address selection
P3_LED_1	I/O	101	{P3_LED_2, P3_LED_1} signals are used to define decoded Serial Management Interface(SMI) addresses of C_MDC/C_MDIO for command registers access 00 : Use 7 to 12 SMI addresses 01 : Use 15 to 20 SMI addresses 10 : Use 23 to 28 SMI addresses 11 : Use 31 and 0 to 4 SMI addresses (default)
P1_LED_1	I/O	107	SMI Access control 0: PHY access mode 0 1: PHY access mode 1 (default)
P1_LED_2	I/O	106	P5 Interface Disable 0: Enable P5 IO 1: Disable P5 IO (default)

Pin Name	Type	Pin Number	Description
P2_LED_1	I/O	104	P5 Interface Mode 0: GMII or MII mode 1: RGMII mode (default)
P4_LED_1	I/O	98	P5 Interface Selection 0: P5 IO is connected to GPHY4 1: P5 IO is connected to GMAC5 (default)
P2_LED_2	I/O	103	P6 Interface Disable 0: Enable P6 IO 1: Disable P6 IO (default)
P0_LED_2	I/O	109	EEPROM Auto Initialization 0: Disable EEPROM auto initialization 1: Enable EEPROM auto initialization (default)
P4_LED_2	I/O	97	Loop Detection Alarm 0: Enable loop detection 1: Disable loop detection (default)

\*Note 1: We would suggest that SMI address of GSW is 5'b11111. If not, you need to change the driver of GSW.


## 2.2 Reset

Check the Register 0x7000 if you want to do the software reset to switch or PHY.  
Usually, we would set 0x7000 as 0x3 for re-start switch.

000007000 <u>SYS_CTRL</u> System Control    000000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										ACL_T AB_INI T	MAC_TAB_I NIT	VLAN_NIT				BMU_MEM_I NIT
Type										RO	RO	RO				RO
Reset										0	0	0				0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TRTC_M_BIS_T_STS	MASK_BIST_STS	CTRL_BIST_STS	ADDR_BIST_STS	VLN_BIST_STS	MIB_BIST_TS	PL_BI_ST_SS	FL_BI_ST_SS	MBIST_CMP	MBIST_EN			SW_P_HY_T	SW_S_RS	SW_R_RS	EG_R_ST
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW		R/W/S_C	R/W/S_C	R/W/S_C	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 2.3 Access control list (ACL)

ACL Rule table is implemented along with packet parser. For the incoming packet, 2-bytes packet content will be filtered sequentially and compared with 64 patterns in the ACL rule table. When one pattern is hit, the corresponding rule flag will be set. After the whole packet is done, the final 64-bits rule flag will be sent to the ACL look-up engine to get the corresponding rule control. GSW can support up to 32 entries ACL rules.



Take port 0 for example:

0x2004 ff0400 //enable ACL of port 0, this setting is by per-port.

After enable ACL, you need to setup ACL hit pattern. We would check the VLAN for example here.

**First:**

**Set ACL pattern:**

```
0x94 ffff8100 //ffff mean compare 2-bytes payload and need match 0x8100.
0x98 0008ff0c //ACL pattern enable, MAC header. P0 to P6. Offset 12byte.
0x90 80005001 //bit [15:12]: 4'b0101:
//Write the specific ACL Table entry. It is 1st rule.
```

**Second:**

**Set ACL mask:**

0x94 00000021 //0x21 = 0010.0001 . Active 1<sup>st</sup> and 6<sup>th</sup> rule.

0x98 00000000

0x90 80009002 //bit [15:12]: 4'b1001: Write the specific 3<sup>rd</sup> ACL Mask entry  
//use mask can enable many rules at the same time

**Or set ACL mask (another sample):**

0x94 00000004 //0x4=0100. Active 3<sup>th</sup> rule.

0x98 80000000 //0x80000000= 1000.0000.0000.0000 . Active 63<sup>th</sup> rule.

0x90 8000903F //bit [15:12]: 4'b1001: Write the specific 64<sup>th</sup> ACL Mask entry  
//The first Mask start from "0", so the 64<sup>th</sup> mask entry is 0x3f(63).

**Setup the ACL action:**

0x94 18000080 //Refer to 0x0094 (ACL rule control). This is used for drop packet.

0x98 00000000

0x90 8000b001 //bit [15:12]: 4'b1011: Write ACL rule control entry, Action for 1<sup>st</sup> rule.  
//The first rule entry need to start from "1".

Destination Address	Source Address	VLAN TAG	Type / Length	Payload	FCS
6 byte	6 byte	4byte	2byte	1500 byte	4 byte

00002004 PCR		Port Control of P0														0OFF0000							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16							
Name	REV0	MLDv2_EN	EG_TAG		REV1	PORT_PRI				PORT_MATRIX													
Type	DC	RW	RW		DC	RW				RW													
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
Name	REV2			UP2DSCP_E	UP2TAG_EN	ACL_E	PORT_TX_M	PORT_RX_M	ACL_MIR	MIS_PORT_FW			REV3	VLAN_MIS	PORT_VLAN								
Type	DC			RW	RW	RW	RW	RW	RW	RW			DC	RW	RW								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						

00000090 VTCR		VLAN Table Control														00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	BUSY		REV0														IDX_IN_VLD
Type	W1C		DC														RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	FUNC		VID														
Type	RW		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	BUSY	<b>VLAN Table Is Busy</b> SW can set this bit to 1 only if this bit is reset. After the VTCR register is written and this bit is set, this chip will perform the corresponding function on the VLAN table based on FUNC

		bits.
30:17	REV0	<b>Reserved</b>
16	IDX_INVLD	<b>Entry is not Valid</b> This index for the access control is out of the valid index.
15:12	FUNC	<b>Access Control Function</b> Whenever VTCR register is written and bit.31 is set, this chip will perform the corresponding function on the VLAN table based on FUNC bits. 4'b0000: Read the specified VID Entry from VAWD# register based on VID bits 4'b0001: Write the specified VID Entry though VAWD# register based on VID bits. 4'b0010: Make the specified VID entry invalid based on VID bits. 4'b0011: Make the specified VID entry valid based on VID bits . 4'b0100: Read the specified ACL Table entry. 4'b0101: Write the specified ACL Table entry. 4'b0110: Read the specified trTCM Meter Table. 4'b0111: Write the specified trTCM Meter Table. 4'b1000: Read the specified ACL Mask entry. 4'b1001: Write the specified ACL Mask entry. 4'b1010: Read the specified ACL Rule Control entry. 4'b1011: Write the specified ACL Rule Control entry. 4'b1100: Read the specified ACL Rate Control entry. 4'b1101: Write the specified ACL Rate Control entry. 4'b1110: Reserved 4'b1111: Reserved
11:0	VID	<b>1. VLAN ID Number: 0x0 to 0x1F (16)</b> 2. ACL table index: 0x0 to 0x3F (64) 3. ACL mask control: 0x0 to 0x3F (32 or 64)

## 0x94

(ACL Rule Table)

Bits	Type	Name	Description	Initial value
31:16	RW	BIT_MASK	<b>Comparison Pattern Mask</b>	0x0
15:0	RW	CMP_PAT	<b>Comparison Pattern</b>	0x0

(ACLRule Mask)

Bits	Type	Name	Description	Initial value
31:0	RW	ACL_MASK	<b>ACL Mask[31:0]</b>	0x0

## (ACL Rule Control)

Bits	Type	Name	Description	Initial value
31:30	-	-	Reserved	0x0
29	RW	ACL_MANG	Management Frame Attribute	0x0
28	RW	INT_EN	Interrupt Enable	0x0
27	RW	ACL_CNT_EN	Enable ACL Hit Count	0x0
26:24	RW	CNT_IDX	Counter Group Index	0x0
23	RW	VLAN_PORT_EN	Swap VLAN Member	0x0
22	RW	DA_SWAP	Multicast MAC Address Swap	0x0
21	RW	SA_SWAP	Source MAC Address Swap	0x0
20	RW	PPP_RM	PPPoE Header Removal	0x0
19	RW	LKY_VLAN	Leaky VLAN	0x0
18:16	RW	EG_TAG	Egress VLAN Tag Attribute	0x0
15:8	RW	PORT	Destination Port / VLAN Member	0x0
7	RW	PORT_EN	Force Destination port	0x0
6:4	RW	PRI_USER	User Priority from ACL	0x0
3	RW	MIR_EN	Frame Copy to Mirror Port	0x0
2:0	RW	PORT_FW	Frame TO_CPU Forwarding	0x0

## 0x98

## (ACL Rule Table)

Bits	Type	Name	Description	Initial value
31:20	-	-	Reserved	0x0
19	RW	EN	ACL Pattern Enable	0x0
18:16	RW	OFST_TP	Offset Range	0x0
15:8	RW	SP	Incoming Source Port Bit-map	0x0
7:1	RW	WORD_OFST	Word Offset	0x0
0	RW	CMP_SEL	Comparison mode selection	0x0

## Offset range table:

3'b000: MAC Header (inc. VLAN tags and Length/Type) (L2 Offset)

3'b001: L2 Payload (L2 Offset)

3'b010: IP Header (L3 Offset)

3'b011: IP Datagram (L3 Offset)

3'b100: TCP/UDP Header (L4 Offset)  
 3'b101: TCP/UDP Datagram (L4 Offset)  
 3'b110: IPv6 Header (L3 Offset)  
 3'b111: Reserved

## (ACL Rule Mask)

Bits	Type	Name	Description	Initial value
31:0	RW	ACL_MASK	ACL Mask[63:32]	0x0

## (ACL Rule Control)

Bits	Type	Name	Description	Initial value
31:24	RW	Reserved		0x0
23:19	RW	ACL_CLASS_I DX	<b>Class index for the 32-entries meter table</b>	0x0
18:17	RW	Reserved		0x0
16	RW	Reserved		0x0
15:14	RW	Reserved		0x0
13:11	RW	DROP_PCD_G	<b>User Defined Drop Precedence for Green color packet</b>	0x0
10:8	RW	DROP_PCD_Y	<b>User Defined Drop Precedence for Yellow color packet</b>	0x0
7:5	RW	DROP_PCD_R	<b>User Defined Drop Precedence for Red color packet</b>	0x0
4:2	RW	CLASS_SLR	<b>User Defined Class Selector</b>	0x0
1	RW	CLASS_SLR_SEL	<b>Select original class_selector value or ACL control table defined class selector value</b>	0x0
0	RW	DROP_PCD_SEL	<b>Select original drop precedence value or ACL control table defined drop Precedence value</b>	0x0

## 2.4 Broadcast Storm suppression

Broadcast Storm is commonly caused by faulty protocol implementations, undetected network loops, or faulty network equipment. Broadcast storms can cause significant disruption to the network. Broadcast control is possible by using filters or user-defined throttle settings that limit broadcast/multicast propagation to a certain rate. GSW provide the per-port broadcast storm controller , loop detection and alarm signal to avoid it. Here we show the example to do the rate-base control of Broadcast storm.

Register 0x30c0 is used for setting the loop detection.

You may set it if Broadcast storm came from port 1:

Set 0x30c0 as 0x1f130000 //port 0 ~ port 4 enable LPDET,

Set 0x211c as 0xce030303 //set port 1 to detect broadcast storm according to rate-based , and drop the packet. The limit rate is around 3Mbps for 1000Mbps, 100Mbps and 10Mbps base.

Read 0x30c0 again to check the per-port LPDET\_ALARMx information.

000030C0 LPDET_CTRL LOOP DETECTION CONTROL REGISTER																00030000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name		LPDET_EN6	LPDET_EN5	LPDET_EN4	LPDET_EN3	LPDET_EN2	LPDET_EN1	LPDET_EN0	LPDET_Period_En	LPDET_Alarm_En	LPDET_Pass	LPDET_Period_Od	LPDET_LED_Rate	LPDET_THRESHOLD					
Type		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW					
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	1	1			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	LPDET_T_ST_LOOP	LPDET_ST_B_CST	LPDET_ST_AEN						LPDET_ALA_RM6	LPDET_ALA_RM5	LPDET_ALA_RM4	LPDET_ALA_RM3	LPDET_ALA_M2	LPDET_ALA_T_ALA_RM1	LPDET_ALA_T_ALA_RM0				
Type	RO	RO	RO						RO	RO	RO	RO	RO	RO	RO	W1C			
Reset	0	0	0						0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
30	LPDET_EN6	Enable the loop detection ability of user port 6. 0: Disable 1: Enable
29	LPDET_EN5	Enable loop detection the ability of user port 5. 0: Disable 1: Enable
28	LPDET_EN4	Enable loop detection the ability of user port 4. 0: Disable 1: Enable
27	LPDET_EN3	Enable loop detection the ability of user port 3. 0: Disable 1: Enable
26	LPDET_EN2	Enable loop detection the ability of user port 2. 0: Disable 1: Enable
25	LPDET_EN1	Enable loop detection the ability of user port 1. 0: Disable 1: Enable
24	LPDET_EN0	Enable loop detection the ability of user port 0. 0: Disable 1: Enable
23	LPDET_Period_En	The loop detection frame is triggered by a periodical timer or by broadcast storm. 0: Broadcast mode 1: Periodical mode
22	LPDET_Alarm_En	Enable 2 kHz alarm output and per-port LED when loop is detected. 0: Disable 1: Enable

21	LPDET_PASS	<b>Loop detection frame is blocked or passed to packet memory.</b> 0: Blocked 1: Pass
20	LPDET_PERIOD	<b>Interval of transmitting loop detection frame in Periodical mode.</b> 0: 125 us 1: 1000 ms
19	LPDET_LED_RATE	<b>LED blinking rate of per port when loop is detected.</b> 0: LED blinking at 2 Hz 1: LED blinking at 4 Hz
18:16	LPDET_THRESHOLD	<b>Number of missed loop detection frame before 2 kHz alarm is reset</b>
15	LPDET_ST_LOOP	<b>The status of loop detection. In LOOP state, the loop detection frame is transmitted, and the loop detection frames are received.</b> 0: Not in Loop state 1: Loop state
14	LPDET_ST_BCST	<b>The status of loop detection. In BCST state, the loop detection frame is transmitted, but no loop detection frame is received.</b> 0: Not in BCST state 1: BCST state
13	LPDET_TRAP_EN	<b>Status of strap pin for loop detection</b> 0: Disabled 1: Enabled
6	LPDET_ALARM6	<b>The status of loop detected on port 6. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
5	LPDET_ALARM5	<b>The status of loop detected on port 5. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
4	LPDET_ALARM4	<b>The status of loop detected on port 4. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
3	LPDET_ALARM3	<b>The status of loop detected on port 3. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
2	LPDET_ALARM2	<b>The status of loop detected on port 2. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
1	LPDET_ALARM1	<b>The status of loop detected on port 1. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
0	LPDET_ALARM0	<b>The status of loop detected on port 0. This bit is cleared when it is written as 1.</b> 0: Not detected 1: Detected

Broadcast Storm Rate Control of P0															00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	STRM_MOD_E	STRM_BC_I_NC	STRM_MC_I_NC	STRM_UC_I_NC	STRM_DRO_P	STRM_PER_D	STRM_UNIT	STORM_1G								
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>STORM_100M</b>								<b>STORM_10M</b>							
<b>Type</b>	RW								RW							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	STRM_MODE	<b>Broadcast Storm Suppression</b> 0: Packet-based ( 1 second period) 1: Rate-based
30	STRM_BC_INC	<b>Broadcast Storm Included</b> 0: Exclude BC frame 1: Include BC frame
29	STRM_MC_INC	<b>Unknown Multicast Storm Included</b> 0: Exclude MC frame 1: Include MC frame
28	STRM_UC_INC	<b>Unknown Unicast Storm Included</b> 0: Exclude UC frame 1: Include UC frame
27	STRM_DROP	<b>Broadcast Storm Suppression enabled</b> 0: BC Storm detection only 1: Enable packet drop when BC storm is detected
26	STRM_PERD	<b>Broadcast Strom Detection Signal Period</b> 0: One second 1: 125us
25:24	STRM_UNIT	<b>Broadcast Storm Suppression</b> 2'b00: 64 packets or 64 Kbps 2'b01: 256 packets or 256 Kbps 2'b10: 1 K packets or 1 Mbps 2'b11: 4 K packets or 4 Mbps
23:16	STORM_1G	<b>1000 Mbps Broadcast Storm Rate Limit Control</b> The broadcast storm rate limit for 1000 Mbps link speed 8'h0: (0* STORM_UNIT) packets or bps 8'h1: (1* STORM_UNIT) packets or bps
15:8	STORM_100M	<b>100 Mbps Broadcast Storm Rate Limit Control</b> The broadcast storm rate limit for 100 Mbps link speed 8'h0: (0* STORM_UNIT) packets or bps 8'h1: (1* STORM_UNIT) packets or bp
7:0	STORM_10M	<b>10 MbpsBroadcast Storm Rate Limit Control</b> The broadcast storm rate limit for 10 Mbps link speed 8'h0: (0* STORM_UNIT) packets or bps 8'h1: (1* STORM_UNIT) packets or bps

## 2.5 Drop Precedence control

The “Drop Precedence” is addon function for the Flow Control. The function can enable or disable. When an enqueue request is on, the control signals of the packet like as queue priority, drop precedence which are from ARL module will feed into Drop Precedence controller, the controller will check the queue depth and drop probability to decide the packet will be dropped or not. Finally, it will feedback the “dp\_packet\_drop”

signal to tell the Flow Control to drop the packet or not. The drop precedence of value is by user setting inthe ACL entry or trTCM engine.


The meaning of dorop precedence which is from ARL is

- (a) 2'b00, 2'b01 : No drop.
- (b) 2'b10 : The drop probability of the incoming packet is based on “Graph A” setting.
- (c) 2'b11 : The drop probability of the incoming packet is based on “Graph B” setting.


PnQm\_pr\_dp10/11 : Drop probability of Port n Queue m when drop precedence = 2'b10/2'b11.

PnQm\_lt\_dp10/11 : Low threshold of of Port n Queue m when drop precedence = 2'b10/2'b11.

PnQm\_ht\_dp10/11 : High threshold of of Port n Queue m when drop precedence = 2'b10/2'b11.



Here we show the test environment as below:



We would design one ACL to hit the "0x0001" in the data from port 6 to mark a color for it. And use DROP precedence at port 0.

```

MAC:
  MAC: Destination Address : 00 00 00 00 00 02
  MAC: Source Address      : 00 00 00 00 00 21
  MAC:
SNAP:----- Length/Type -----
  SNAP:
    SNAP: Data Length      = 1
  SNAP:
LLC:----- LLC Header -----
  LLC:
    LLC: UI DSAP = OxAA SSAP = OxAA C
    LLC: DSAP = OxAA Individual: Sub-Network Access Protocol (SNAP)
    LLC: SSAP = OxAA Command: Sub-Network Access Protocol (SNAP)
000000 00 00 00 00 00 00 00 00 00 21 00 01 AA AA .....
000010 AA AA AA AA 00 00 00 00 00-00 00 00 00 00 00 00 ..
000020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ..
000030 00 00 00 00 00 00 00 00 00 00 47 8C SD E2 .....G.]
000040

```

;ACL port enable

ethphxcmd gsww 2604 00ff0403

;ACL entry

ethphxcmd gsww 0094 ffff0001 // 0xffff - compare 2-byte data  
// 0x0001- compare pattern should be as 0x0001

ethphxcmd gsww 0098 0008400c // 0x000 MAC offset (bit 18:16)

//0x8 – ACL pattern enable

// 0x4 – incoming source port is port 6(bit 15:8)

// 0xc –offset

ethphxcmdgsww 0090 80005000 //Write ACL table entry

ethphxcmd gsww 0094 00000001

ethphxcmd gsww 0098 00000000

ethphxcmd gsww 0090 80009000 //Write ACL mask

ethphxcmd gsww 0094 00000000

ethphxcmd gsww 0098 00060000 //mark as red

ethphxcmd gsww 0090 8000b000 //ACL rule control

- Set Drop precedence for Port 0 Q2

ethphxcmd gsww 180c 80000000 //enable drop precedence

ethphxcmd gsww 1814 80000000

ethphxcmd gsww 182c 011ff000 // Drop probability of P0 Q2

#### 0x0098 (ACL Rule Control)

Bits	Type	Name	Description	Initial value
31:24	RW	Reserved		0x0
23:19	RW	ACL_CLASS_I DX	ACL Class index for the 32-entries meter table (TrTcm)	0x0
18:17	RW	ACL_User defined color remark	00:default, 01:Green, 10:Yellow, 11:Red)	0x0
16	RW	Select Color	1: TrTcm 0: ACL	0x0
15:14	RW	Reserved		0x0
13:11	RW	DROP_PCD_G	User Defined Drop Precedence for Green	0x0
10:8	RW	DROP_PCD_Y	User Defined Drop Precedence for Yellow	0x0
7:5	RW	DROP_PCD_R	User Defined Drop Precedence for Red	0x0
4:2	RW	CLASS_SLR	User Defined Class Selector	0x0

1	RW	CLASS_SLR_SEL	Select ACL Defined Class Selector	0x0
0	RW	DROP_PCD_SEL	Select ACL Defined Drop Precedence	0x0

**0000180C MMDPR\_10\_Q0P Drop Precedence control 10 of Q0 Port 0** **0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	P0_DP_en					P0Q0_pr_dp10						P0Q0_ht_dp10[8:4]				
Type	RW					RW						RW				
Reset	0					0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	P0Q0_ht_dp10[3:0]											P0Q0_lt_dp10				
Type	RW											RW				
Reset	0	0	0	0				0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	P0_DP_en	Enable Drop Precedence function of P0. (If the function is enabled, some packets will be dropped no matter the flow control is ON or OFF) (1) When queue depth >= P0Q0_ht_dp10, the drop probability of the incoming packet is 100%. (2) When queue depth < P0Q0_ht_dp10, the drop probability of the incoming packet is 0%. (3) When P0Q0_lt_dp10 <= queue depth < P0Q0_ht_dp10, the drop probability of incoming packet is based on the setting P0Q0_pr_dp10. 0: Disable 1: Enable
26:24	P0Q0_pr_dp10	Drop probability of P0 Q0 for drop precedence = 2'b10. 0x0: 0% 0x1: 12.5% 0xn: n* 12.5% 0x7: 87.5% (n=2~6)
20:12	P0Q0_ht_dp10	High threshold of P0 Q0 depth for drop precedence = 2'b10. Unit: page size
8:0	P0Q0_lt_dp10	Low threshold of P0 Q0 depth for drop precedence = 2'b10. Unit: page size

**00001814 MMDPR\_10\_Q2P Drop Precedence control 10 of Q2 Port 0** **0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						P0Q2_pr_dp10						P0Q2_ht_dp10[8:4]				
Type						RW						RW				
Reset						0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	P0Q2_ht_dp10[3:0]											P0Q2_lt_dp10				
Type	RW											RW				
Reset	0	0	0	0				0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
26:24	P0Q2_pr_dp10	Drop probability of P0 Q2 for drop precedence = 2'b10. 0x0: 0% 0x1: 12.5% 0xn: n* 12.5%

20:12	P0Q2_ht_dp10	0x7: 87.5% (n=2~6)	High threshold of P0 Q2 depth for drop precedence = 2'b10. Unit: page size
8:0	P0Q2_lt_dp10		Low threshold of P0 Q2 depth for drop precedence = 2'b10. Unit: page size

### **0000182C MMDPR\_11\_Q0P Drop Precedence control 11 of Q0 Port 0 0**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>						<b>P0Q0_pr_dp11</b>										<b>P0Q0_ht_dp11[8:4]</b>
<b>Type</b>						RW										RW
<b>Reset</b>						0	0	0				0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>													<b>P0Q0_lt_dp11</b>			
<b>Type</b>													RW			RW
<b>Reset</b>	0	0	0	0					0	0	0	0	0	0	0	0

Bit(s)	Name	Description
26:24	P0Q0_pr_dp11	Drop probability of P0 Q0 for drop precedence = 2'b11. 0x0: 0% 0x1: 12.5% 0xn: n* 12.5% 0x7: 87.5% (n=2~6)
20:12	P0Q0_ht_dp11	High threshold of P0 Q0 depth for drop precedence = 2'b11. Unit: page size
8:0	P0Q0_lt_dp11	Low threshold of P0 Q0 depth for drop precedence = 2'b11. Unit: page size

## 2.6 Egress Rate limit control

There are many ways to do the rate control, like ACL rate control, ingress or egress rate control. If you want to use egress rate control, please disable flow control first to avoid the ingress congestion.

Set bit 31 of 0x1fe0 as 0 to disable global flow control.

Set 0x10e0 as 0x118 to include the IPG byte for egress rate control.

Here we show the sample for port 1 egress rate control.

egress rate	Reg 0x1140
10Mbps	0x0138898f
20Mbps	0x0271898f
30Mbps	0x03a9898f
40Mbps	0x04e2898f
100Mbps	0x0c35898f

### **000010E0 GERLCR Global Egress Rate Limit Control Register 00000104**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							<b>EGC_MFRM_EX</b>	<b>EGC_I PG_OP</b>	<b>EGC_IPG_BYT</b>							
Type							RW	RW	RW							
Reset							0	1	0	0	0	0	0	1	0	0

Bit(s)	Name	Description
9	EGC_MFRM_EX	When this bit is enabled, management frames are excluded in the egress rate limit control mechanism; otherwise, management frames are included. (Management frame type is set by ARL registers) 0: Include management frames 1: Exclude management frames
8	EGC_IPG_OP	Egress Rate IPG Byte Addition or Subtraction Byte count should be added or subtracted for the rate calculation. 0: IPG byte is excluded 1: IPG byte is included
7:0	EGC_IPG_BYT	<b>Egress Rate IPG Byte Count</b> Byte count should be added while calculating the rate limit. 0x04: 4 byte CRC (default) 0x18: 4 byte CRC + 12 byte IPG + 8 byte Preamble

**00001040      ERLCR\_P0      Egress Rate Limit Control Register of Port 0      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	<b>EGC_RATE_CIR_15_0_P0</b>															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>EG RATE_L IMIT_EN_P0</b>			<b>EG RATE_CIR_16_P0</b>	<b>EG RATE_LIMIT_EXP_P0</b>	<b>EG RATE_LIMIT_TBT_P0</b>	<b>EG TB_EN_P0</b>	<b>EG RATE_LIMIT_MAN_P0_EGC_TB_CBS_P0</b>								
Type	RW			RW	RW			RW	RW							
Reset	0			0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	EGC_RATE_CIR_15_0_P0	Total 17 bits EGC_CIR include EGC_RATE_CIR_16 in bit 12 location, support 32Kbps stepping CIR cover up to 2.5Gbps
15	EG_RATE_LIMIT_EN_P0	<b>EXP: egress_rate_limit_exp</b> MAN: egress_rate_limit_man Egress port rate limitation: MAN*10^(EXP)*1Kbps 0: Egress rate limit control disable 1: Enable
12	EGC_RATE_CIR_16_P0	<b>Combined with EGC_RATE_CIR_15_0 to form a 17 bits CIR value</b>
11:8	EG_RATE_LIMIT_EXP_P0 _EGC_TB_T_P0	<b>Exponent part of port 0 ingress rate limit control value range: 0..13 (4-bit), When EGC_TB_EN = 1, support EGC_TB_T period for rate measurement,</b> 0: 1/128ms 1: 1/64ms 2: 1/32ms 3: 1/16ms 4: 1/8ms 5: 1/4ms 6: 1/2ms

7: 1ms  
8: 2ms  
9: 4ms  
10: 8ms  
11: 16ms  
12: 32ms  
13: 64ms  
14: 128ms  
15: 128ms

7 EGC\_TB\_EN\_P0

**When this bit is disabled, the Egress rate control acts like a leaky bucket principle.**

Otherwise, the Egress rate control uses the token bucket method, and this approach guarantees some burst level for TCP transaction.

0: CIR/CBS mode token bucket Disable  
1: Token bucket mode Enable

6:0 EG\_RATE\_LIMIT\_MAN\_P  
0\_EGC\_TB\_CBS\_P0

**Mantissa part of port 0 Egress rate limit control Value range: 0..127 (7-bit),**

when EGC\_TB\_EN = 1, support maximum bucket size CBS 512 Bytes stepping, and  
Token Bucket = Max ( EGC\_CIR\*EGC\_TB\_T, EGC\_TB\_CBS\*512 )

## 2.7 Flow control

You should set 0x1fe0 bit 31 as 1 for global flow control first.

We take Port 5 for example, if you want to disable TX and RX flow control, you should set the bit 5 and bit 4 of 0x3500 as 0. And read 4<sup>th</sup> and 5<sup>th</sup> bit of 0x3508 to check it works or not.

Please know we just discussed about the MAC layer flow control. You need to check the PHY ability if you use auto polling mode. Please check the blow table:

Local device		Link partner		Local device resolution	Link partner resolution
PAUSE	ASM_DIR	PAUSE	ASM_DIR		
0	0	Don't care	Don't care	Disable PAUSE Transmit and Receive	Disable PAUSE Transmit and Receive
0	1	0	Don't care	Disable PAUSE Transmit and Receive	Disable PAUSE Transmit and Receive
0	1	1	0	Disable PAUSE Transmit and Receive	Disable PAUSE Transmit and Receive
0	1	1	1	Enable PAUSE transmit Disable PAUSE receive	Enable PAUSE receive Disable PAUSE transmit
1	0	0	Don't care	Disable PAUSE Transmit and Receive	Disable PAUSE Transmit and Receive
1	Don't care	1	Don't care	Enable PAUSE Transmit and Receive	Enable PAUSE Transmit and Receive
1	1	0	0	Disable PAUSE Transmit and Receive	Disable PAUSE Transmit and Receive
1	1	0	1	Enable PAUSE receive Disable PAUSE transmit	Enable PAUSE transmit Disable PAUSE receive

**00001FE0    GFCCR0**

**Global Flow\_Control Control Register 0**

**A0087858**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FC_E_N		FC_OF_F2ON_OPT	FC_O_N2OFF_OPT												FC_PORT_BLK_THD
Type	RW		RW	RW												RW

<b>Reset</b>	1		1	0				0	0	0	0	1	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
<b>Name</b>	<b>FC_FREE_BLK_HITHD</b>								<b>FC_FREE_BLK_LOTHD</b>							
<b>Type</b>	RW								RW							
<b>Reset</b>	0	1	1	1	1	0	0	0	0	1	0	1	1	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31	FC_EN	0: Disable flow control 1: Enable flow control
29	FC_OFF2ON_OPT	<b>Flow control assertion option</b> 0: Disable 1: Enable aggressive frame discard option in flow control transition from OFF to ON
28	FC_ON2OFF_OPT	<b>Flow control de-assertion option</b> 0: Disable 1: Enable aggressive frame discard option in flow control transition from ON to OFF
23:16	FC_PORT_BLK_THD	<b>Per port memory buffer (in unit of 2 blocks) associated with flow control and packet discard mechanism. (not include reserve block)</b>
15:8	FC_FREE_BLK_HITHD	<b>High water mark of memory buffer (in unit of 2 blocks) associated with flow control and packet discard mechanism. (not include reserve block) See TBD.</b>
7:0	FC_FREE_BLK_LOTHD	<b>Low water mark of memory buffer (in unit of 2 blocks) associated with flow control and packet discard mechanism. (not include reserve block) See TBD.</b>

<b>00003500 PMCR_P5 PORT 5 MAC Control Register 00056330</b>																
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>													<b>IPG_CFG_P5</b>	<b>EXT_PHY_P5</b>	<b>MAC_MODE_P5</b>	
<b>Type</b>													RW	RW	RW	
<b>Reset</b>													0	1	0	1
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>FORC_E_MO_DE_P5</b>	<b>MAC_TX_EN_P5</b>	<b>MAC_RX_E_N_P5</b>		<b>MAC_PRE_P5</b>		<b>BKOF_F_EN_P5</b>	<b>BACK_PR_E_N_P5</b>	<b>FORC_E_EEE_1G_P5</b>	<b>FORC_E_EEE_100_P5</b>	<b>FORC_E_RX_FC_P5</b>	<b>FORC_E_TX_FC_P5</b>	<b>FORCE_SPD_P5</b>	<b>FORC_E_DPx_P5</b>	<b>FORC_E_LN_K_P5</b>	
<b>Type</b>	RW	RW	RW		RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	
<b>Reset</b>	0	1	1		0		1	1	0	0	1	1	0	0	0	

<b>00003508 PMSR_P5 PORT 5 MAC Status Register 00000000</b>																
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>								<b>EEE1_G_STS_P5</b>	<b>EEE10_0_STS_P5</b>	<b>RX_FC_STS_P5</b>	<b>TX_FC_STS_P5</b>	<b>MAC_SPD_TS_P5</b>	<b>MAC_DPx_TS_P5</b>	<b>MAC_LNK_STS_P5</b>		
<b>Type</b>								RO	RO	RO	RO	RO	RO	RO	RO	
<b>Reset</b>								0	0	0	0	0	0	0	0	


<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

7	EEE1G_STS_P5	<b>PORT 5 LPI Mode Status For 1000Mbps</b> 0: Not capable of entering EEE Low Power Idle mode for 1000Mbps 1: Capable of entering EEE Low Power Idle mode for 1000Mbps
6	EEE100_STS_P5	<b>PORT 5 LPI Status Mode For 100Mbps</b> 0: Not capable of entering EEE Low Power Idle mode for 100Mbps 1: Capable of entering EEE Low Power Idle mode for 100Mbps
5	RX_FC_STS_P5	<b>PORT 5 RX XFC Status. Port 5 Rx flow control status</b> 0: Disabled. 1: Let the MAC of PORT 5 accept a pause frame when operating in full-duplex mode.
4	TX_FC_STS_P5	<b>PORT 5 TX XFC Status</b> PORT 5 TX flow control status 0: Disabled. 1: Let the MAC of PORT 5 to transmit a pause frame when operating in full-duplex mode with low internal free memory page count.
3:2	MAC_SPD_STS_P5	<b>PORT 5 Speed [1:0] Status</b> Current speed of PORT 5 after PHY links up. 00: 10 Mbps 01: 100 Mbps 10: 1000 Mbps 11: Reserved
1	MAC_DPX_STS_P5	<b>PORT 5 duplex Status</b> Current duplex mode of port 5 after PHY links up 0: Half Duplex 1: Full Duplex
0	MAC_LNK_STS_P5	<b>Port 5 Link Up Status. Link up status of PORT 5.</b> 0: Link Down 1: Link Up

## 2.8 Ingress rate control

Ingress rate control is one of basic rate control. We cannot limit the rate of physical transmission line, but we can limit the resources of packet process rate.

Refer to the below to know the behavior of ingress rate control:



-Each interval of time (programmable) H/W fill IGC\_CIR bit token to bucket.

- H/W remove token (equal to packet size) when there is packet income.
- if remain token > packet, the packet can pass to network otherwise will drop packet.
- A bucket with CBS sizes allow some burst traffic pass switch.

For example, to set the ingress rate as 1000kbps

EGC\_TBEN = 1

EGC\_CIR = 1000K/32K = 31 = 0x1f

EGC\_TB\_T = 1/4 ms

To avoid the inter-frame gap effect, please set 0x1ff0 as 0x00110118

We provide some reference data to do the rate control. For port 1, please set the register 0x1800.

Ingress CIR	Reg 0x1800
10Mbps	0x0138898f
20Mbps	0x0271898f
30Mbps	0x03a9898f
40Mbps	0x04e2898f
100Mbps	0x0c35898f

Global Ingress Rate Limit Control Register														00110104			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name															<a href="#">IGC_FC_OFF_THD</a>		
Type															<a href="#">IGC_FC_DROP_THD</a>		
Reset															RW		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name							<a href="#">IGC_MFRM_EX</a>	<a href="#">IGC_I</a>	<a href="#">IGC_IPG_BYTE</a>								
Type							RW	RW	RW								
Reset							0	1	0	0	0	0	0	1	0	0	0

Bit(s)	Name	Description
23:20	IGC_FC_OFF_THD	<b>Ingress Rate Limit Pause-Off Threshold</b> Pause-off frame is sent when the ingress token bucket is higher than pause-off threshold. Threshold = max_bucket_size >> igc_fc_off_thd
19:16	IGC_FC_DROP_THD	<b>Ingress Rate Limit Drop Threshold</b> If Port Flow Control and rate limit control is enabled, frame is drop when the ingress token bucket is less than drop threshold. Threshold = -(max_bucket_size >> igc_fc_drop_thd)
9	IGC_MFRM_EX	<b>Ingress Rate Excludes Management Frames</b> Management frames will be ignored by rate limit. (management frame type is set by ARL registers) 0: Include management frames 1: Exclude management frames
8	IGC_IPG_OP	<b>Ingress Rate IPG Byte Addition or Subtraction</b> Byte count should be added or subtracted on the rate calculation. 0: IPG byte is excluded 1: IPG byte is included
7:0	IGC_IPG_BYT	<b>Ingress Rate IPG Byte Count</b> Byte count should be added while calculating the rate limit 8'h4: add 4 byte CRC (byte rate calculation)

8'h18: add 4 byte CRC + 8 byte Preamble + 12 byte IPG (line rate calculation)


**00001800      IRLCR\_P0      Ingress Rate Limit Control Register of Port 0      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	<b>IGC_RATE_CIR_15_0_P0</b>															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>IGC RATE EN_P0</b>			<b>IGC RATE CIR_16_P0</b>	<b>IGC RATE EXP_P0_IGC_TB_T_P0</b>				<b>IGC TB_EN_P0</b>	<b>IGC RATE MAN_P0_IGC_TB_CBS_P0</b>						
Type	RW			RW	RW				RW	RW						
Reset	0			0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	IGC_RATE_CIR_15_0_P0	Total 17 bits IGC_CIR include IGC_RATE_CIR_16 in bit 12 location, support 32Kbps stepping CIR cover up to 2.5Gbps
15	IGC_RATE_EN_P0	<b>EXP:</b> ingress_rate_limit_exp <b>MAN:</b> ingress_rate_limit_man The rate of tokens to be filled into token bucket used for ingress rate control: (MAN*10^(EXP)) Kbps 0: Ingress rate limit control disable 1: Ingress rate limit control Enable
12	IGC_RATE_CIR_16_P0	<b>Combined with IGC_RATE_CIR_15_0 to form a 17 bits CIR value</b>
11:8	IGC_RATE_EXP_P0_IGC_TB_T_P0	<b>Exponent part of port 0 ingress rate limit control value range: 0..13 (4-bit),</b> When IGC_TB_EN = 1, support IGC_TB_T period for rate measurement, 0: 1/128ms 1: 1/64ms 2: 1/32ms 3: 1/16ms 4: 1/8ms 5: 1/4ms 6: 1/2ms 7: 1ms 8: 2ms 9: 4ms 10: 8ms 11: 16ms 12: 32ms 13: 64ms 14: 128ms 15: 128ms
7	IGC_TB_EN_P0	<b>When this bit is disabled, the Ingress rate control acts like a leaky bucket principle.</b> Otherwise, the Ingress rate control uses the token bucket method, and this approach guarantees some burst level for TCP transaction. 0: CIR/CBS mode token bucket Disable 1: Token bucket mode Enable
6:0	IGC_RATE_MAN_P0_IGC_TB_CBS_P0	<b>Mantissa part of port 0 ingress rate limit control Value range: 0..127 (7-bit),</b> when IGC_TB_EN = 1, support maximum bucket size CBS 512 Bytes stepping, and Token Bucket = Max ( IGC_CIR*IGC_TB_T, IGC_TB_CBS*512 )

## 2.9 Link Status

You can find MAC control register put at 0x3500 for MAC 5, and 0x3600 for MAC 6. You can change MAC ability at this register. We would suggest don't use the register 0x3000 to 0x3400. It may not work.



PORT 5 MAC Control Register																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													IPG_CFG_P5	EXT_PHY_P5	MAC_MODE_P5	
Type													RW	RW	RW	
Reset													0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FORC_E_MO_P5	MAC_TX_EN_P5	MAC_RX_E_N_P5		MAC_PRE_P5		BKOF_F_EN_P5	BACK_PR_E_N_P5	FORC_E_EEE_1G_P5	FORC_E_EEE_100_P5	FORC_E_RX_FC_P5	FORC_E_TX_FC_P5	FORCE_SPD_P5	FORC_E_DPX_P5	FORC_E_LN_K_P5	
Type	RW	RW	RW		RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset	0	1	1		0		1	1	0	0	1	1	0	0	0	

Bit(s)	Name	Description
19:18	IPG_CFG_P5	<b>PORT 5 Inter-Frame+ Gap Shrink</b> 00: Normal 96-bits IFG 01: Transmit 96-bits IFG with short IFG in random behavior 10: Shrink 64-bits IFG
17	EXT_PHY_P5	<b>PORT 5 External PHY</b> Port 5 connects with external PHY. 0: PORT 5 DOES NOT connect with external PHY. 1: PORT 5 connects with external PHY.
16	MAC_MODE_P5	<b>PORT 5 MAC Mode</b> PORT 5 operates in MAC mode. 0: PORT 5 operates in PHY mode. 1: PORT 5 operates in MAC mode.
15	FORCE_MODE_P5	<b>PORT 5 Force Mode</b> PORT 5 operates in force mode. It is used to control PORT 5 status of link, speed, duplex, rx_fc, tx_fc, eee100, and eee1g. 0: Force mode is off (mac status is determined by phy auto-polling module). 1: Force mode is on (mac status is determined by force_xxx_P5 register).
14	MAC_TX_EN_P5	<b>Port 5 TX MAC Enable (Note: This bit only has impact on MAC function, and it has no impact on the link status or Queue manager.)</b>

		0: TX MAC function is disabled. 1: TX MAC function is enabled.
13	MAC_RX_EN_P5	<b>PORT 5 RX MAC Enable</b> ( <b>Note:</b> This bit only has impact on MAC function, and it has no impact on the link status or Queue manager.) 0: RX MAC function is disabled. 1: RX MAC function is enabled.
11	MAC_PRE_P5	<b>TX short preamble mode</b> 0: TX short preamble length is disabled. 1: TX short preamble is enabled.
9	BKOFF_EN_P5	<b>PORT 5 Backoff Enable</b> 0: Disabled 1: Let the MAC of PORT 5 follow the back-off mechanism when collision happens.
8	BACKPR_EN_P5	<b>PORT 5 Backpressure Enable</b> 0: Disabled 1: Enable back pressure mechanism when operating in half-duplex mode with low internal free memory page count.
7	FORCE_EEE1G_P5	<b>PORT 5 Force LPI Mode For 1000Mbps</b> When (force_mode_P5 = 1), this bit is used to control the 1000Base-T EEE ability of PORT 5. 0: Do not have the ability of entering EEE Low Power Idle mode for 1000Mbps 1: Have the ability of entering EEE Low Power Idle mode for 1000Mbps
6	FORCE_EEE100_P5	<b>PORT 5 Force LPI Mode For 100Mbps</b> When (force_mode_P5 = 1), this bit is used to control the 100Base-TX EEE ability of PORT 5. 0: Do not have the ability of entering EEE Low Power Idle mode for 100Mbps 1: Have the ability of entering EEE Low Power Idle mode for 100Mbps
5	FORCE_RX_FC_P5	<b>PORT 5 Force RX FC</b> When (force_mode_P5 = 1), this bit is used to control the RX FC ability of PORT 5. 0: Disabled. 1: Let the MAC of PORT 5 accept a pause frame when operating in full-duplex mode.
4	FORCE_TX_FC_P5	<b>PORT 5 Force TX FC</b> When (force_mode_P5 = 1), this bit is used to control the TX FC ability of PORT 5. 0: Disabled. 1: Let the MAC of PORT 5 transmit a pause frame when operating in full-duplex mode with low internal free memory page count.
3:2	FORCE_SPD_P5	<b>PORT 5 Force Speed [1:0]</b> When (force_mode_P5 = 1), these bits are used to control MAC speed of PORT 5. 00: 10Mbps 01: 100Mbps 10: 1000Mbps 11: Reserved
1	FORCE_DPX_P5	<b>PORT 5 Force duplex</b> When (force_mode_P5 = 1), this bit is used to control MAC duplex of PORT 5. 0: Half Duplex 1: Full Duplex
0	FORCE_LNK_P5	<b>PORT 5 Force MAC Link Up</b> When (force_mode_P5 = 1), this bit is used to control link status of PORT 5. 0: Link Down 1: Link Up

For MAC 5 and MAC6, they have its own status to check register. 0x3508 is for MAC 5 status and 0x3608 is for MAC 6. If you want to change MAC 5 status, you can use 0x3500 to change its ability.

00003508	PMSR_P5	PORT 5 MAC Status Register	00000000													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									EEE1G_STS_P5	EEE100_STS_P5	RX_FC_STS_P5	TX_FC_STS_P5	MAC_SPD_TS_P5	MAC_DPX_TS_P5	MAC_LNK_TS_P5	
Type									RO	RO	RO	RO	RO	RO	RO	RO
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	EEE1G_STS_P5	<b>PORT 5 LPI Mode Status For 1000Mbps</b> 0: Not capable of entering EEE Low Power Idle mode for 1000Mbps 1: Capable of entering EEE Low Power Idle mode for 1000Mbps
6	EEE100_STS_P5	<b>PORT 5 LPI Status Mode For 100Mbps</b> 0: Not capable of entering EEE Low Power Idle mode for 100Mbps 1: Capable of entering EEE Low Power Idle mode for 100Mbps
5	RX_FC_STS_P5	<b>PORT 5 RX XFC Status. Port 5 Rx flow control status</b> 0: Disabled. 1: Let the MAC of PORT 5 accept a pause frame when operating in full-duplex mode.
4	TX_FC_STS_P5	<b>PORT 5 TX XFC Status</b> PORT 5 TX flow control status 0: Disabled. 1: Let the MAC of PORT 5 to transmit a pause frame when operating in full-duplex mode with low internal free memory page count.
3:2	MAC_SPD_STS_P5	<b>PORT 5 Speed [1:0] Status</b> Current speed of PORT 5 after PHY links up. 00: 10 Mbps 01: 100 Mbps 10: 1000 Mbps 11: Reserved
1	MAC_DPX_STS_P5	<b>PORT 5 duplex Status</b> Current duplex mode of port 5 after PHY links up 0: Half Duplex 1: Full Duplex
0	MAC_LNK_STS_P5	<b>Port 5 Link Up Status. Link up status of PORT 5.</b> 0: Link Down 1: Link Up

## 2.10 Link Status change

You can find the 0x700c is a record if PHY status was changed. For example, if you plug into PHY 1, you can find the 0x700c become 00080002. Then drew the PHY 1, the 0x700c would still keep 00080002. You need to write “1” to the bit which you want clean at the register 0x700c. After that you can find it would become 00080000.

0000700C <u>SYS_INT_STS</u> System Interrupt Status															00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	ACL_I_NT	ARL_S_EC_TA_G_INT	ARL_S_EC_VL_AN_IN_T	ARL_S_EC_IG_1X_IN_T	ARL_PARL_E_KT_B_C_INT	ARL_PARL_E_Q_ER_R_INT	ARL_P_KT_Q_ERR_I_NT	ARL_T_BL_ER_R_INT					PTP_I_NT	MIB_I_NT	BMU_I_NT	MAC_PC_IN_T	

Type	W1C					W1C	W1C	W1C	W1C						
Reset	0	0	0	0	0	0	0					0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
Name	PHY6_INT	PHY5_INT	PHY4_INT	PHY3_INT	PHY2_INT	PHY1_INT	PHY0_INT		PHY6_LC_IN_T	PHY5_LC_IN_T	PHY4_LC_IN_T	PHY3_LC_IN_T	PHY2_LC_IN_T	PHY1_LC_IN_T	PHY0_LC_IN_T
Type	W1C		W1C												
Reset	0	0	0	0	0	0	0		0	0	0	0	0	0	0


## 2.11 LED controller

All hardware traps of GSW are weakly pull-up internally. The only way to pull-down these traps is using an external pull-down circuit. However, hardware traps and LEDs share the same pins in GSW. To make LEDs work normally, the hardware configurations of LEDs will depend on its related values in the current design.

Every port has 1 LED to mean its behavior:

GSW Px\_LED\_0 is used for any ability linkup and traffic (10/100/1000).

For trapping-high pins, the external LEDs should be active low. Its configuration is shown as below. OEs (output enables) of LED pads are controlled by the internal circuits, and LED\_DO will always be LOW under this configuration. So the external LEDs should be active low.



For LED configuration, you can follow the below description.

00007D00		<u><a href="#">LED_EN</a></u>	LED I/O function enable												00077777		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name															<a href="#">P4_LED_EN</a>		
Type															RW		
Reset															1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	<a href="#">P3_LED_EN</a>				<a href="#">P2_LED_EN</a>				<a href="#">P1_LED_EN</a>				<a href="#">P0_LED_EN</a>				
Type	RW				RW				RW				RW				
Reset	1	1	1		1	1	1		1	1	1		1	1	1		

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
18:16	P4_LED_EN	<b>P4 LED I/O Enable</b> P4_LED_EN[2] for P4 LED #2

		P4_LED_EN[1] for P4 LED #1 P4_LED_EN[0] for P4 LED #0 For individual LED 1'b0: Disable 1'b1: Enable
14:12	P3_LED_EN	<b>P3 LED I/O Enable</b> P3_LED_EN[2] for P3 LED #2 P3_LED_EN[1] for P3 LED #1 P3_LED_EN[0] for P3 LED #0 For individual LED 1'b0: Disable 1'b1: Enable
10:8	P2_LED_EN	<b>P2 LED I/O Enable</b> P2_LED_EN[2] for P2 LED #2 P2_LED_EN[1] for P2 LED #1 P2_LED_EN[0] for P2 LED #0 For individual LED 1'b0: Disable 1'b1: Enable
6:4	P1_LED_EN	<b>P1 LED I/O Enable</b> P1_LED_EN[2] for P1 LED #2 P1_LED_EN[1] for P1 LED #1 P1_LED_EN[0] for P1 LED #0 For individual LED 1'b0: Disable 1'b1: Enable
2:0	P0_LED_EN	<b>P0 LED I/O Enable</b> P0_LED_EN[2] for P0 LED #2 P0_LED_EN[1] for P0 LED #1 P0_LED_EN[0] for P0 LED #0 For individual LED 1'b0: Disable 1'b1: Enable

**00007D04      LED\_IO\_MODE    LED I/O Mode      00077777**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																<b>P4 LED MODE</b>
Type																RW
Reset																1 1 1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>P3 LED MODE</b>
Type																<b>P2 LED MODE</b>
Reset																<b>P1 LED MODE</b>
																<b>P0 LED MODE</b>
																RW

Bit(s)	Name	Description
18:16	P4_LED_MODE	<b>P4 LED I/O Mode</b> P4_LED_MODE[2] for P4 LED #2 P4_LED_MODE[1] for P4 LED #1 P4_LED_MODE[0] for P4 LED #0 For individual LED Mode 1'b0: GPIO 1'b1: LED
14:12	P3_LED_MODE	<b>P3 LED I/O Mode</b> P3_LED_MODE[2] for P3 LED #2 P3_LED_MODE[1] for P3 LED #1 P3_LED_MODE[0] for P3 LED #0 For individual LED Mode 1'b0: GPIO 1'b1: LED

10:8	P2_LED_MODE	<b>P2 LED I/O Mode</b> P2_LED_MODE[2] for P2 LED #2 P2_LED_MODE[1] for P2 LED #1 P2_LED_MODE[0] for P2 LED #0 For individual LED Mode 1'b0: GPIO 1'b1: LED
6:4	P1_LED_MODE	<b>P1 LED I/O Mode</b> P1_LED_MODE[2] for P1 LED #2 P1_LED_MODE[1] for P1 LED #1 P1_LED_MODE[0] for P1 LED #0 For individual LED Mode 1'b0: GPIO 1'b1: LED
2:0	P0_LED_MODE	<b>P0 LED I/O Mode</b> P0_LED_MODE[2] for P0 LED #2 P0_LED_MODE[1] for P0 LED #1 P0_LED_MODE[0] for P0 LED #0 For individual LED Mode 1'b0: GPIO 1'b1: LED

If you want to change the LED behavior, please write these registers of Ethernet physical.

**51F00240      dev1Fh\_reg024h    LED0 On Control Register                  8000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_led0_en	rg_led0_pol														led0_on_mask
Type	RW	RW														RW
Reset	1	0								0	0	0	0	0	0	0

Bit(s)	Name	Description
15	rg_led0_en	<b>Enable Ethernet LED Function.</b> 0: Disable (Hi-Z)  1: Enable
14	rg_led0_pol	<b>Select LED polarity. This field only takes effect when LED_EN is 1b1.</b> Enable Ethernet LED Function. 0: Active low (That is, LED On means Output 0)  1: Active high (That is, LED On means Output 1)
6:0	led0_on_mask	<b>LED is on if any of the following state holds. This field only takes effect when LED_EN is 1b1.</b> Select LED polarity. This field only takes effect when LED_EN is 1b1. Bit[0]:Link 1000 Bit[1]:Link 100 Bit[2]:Link 10 Bit[3]:Link Down Bit[4]:Full Duplex Bit[5]:Half Duplex Bit[6]:Force On (Logic 1)

**51F00250      dev1Fh\_reg025h    LED0 Blinking Control Register                  0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																led0_blk_mask
Type																RW

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
9:0	led0_blk_mask	<p><b>LED blinks if any of the following event occurs. This field only takes effect when LED_EN is 1b1.</b></p> <p>(Notes: The LED-Blinking Priority Precedes The LED-On Priority, That is, when there is an event that triggers LED-Blinking, it will take control of LED output no matter what LED-On status is)</p> <ul style="list-style-type: none"> <li>Bit[0]:1000Mbps TX Activity</li> <li>Bit[1]:1000Mbps RX Activity</li> <li>Bit[2]:100Mbps TX Activity</li> <li>Bit[3]:100Mbps RX Activity</li> <li>Bit[4]:10Mbps TX Activity</li> <li>Bit[5]:10Mbps RX Activity</li> <li>Bit[6]:Collision</li> <li>Bit[7]:RX CRC Error</li> <li>Bit[8]:RX Idle Error</li> <li>Bit[9]:Force Blinks (Logic 1)</li> </ul>

### 51F00260      [dev1Fh\\_reg026h](#)    LED1 On Control Register                  8000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_led1_en	rg_led1_pol														led1_on_mask
Type	RW	RW														RW
Reset	1	0								0	0	0	0	0	0	0

Bit(s)	Name	Description
15	rg_led1_en	<p><b>Enable Ethernet LED Function.</b></p> <p>0: Disable (Hi-Z)</p> <p>1: Enable</p>
14	rg_led1_pol	<p><b>Select LED polarity. This field only takes effect when LED_EN is 1b1.</b></p> <p>Enable Ethernet LED Function.</p> <p>0: Active low (That is, LED On means Output 0)</p> <p>1: Active high (That is, LED On means Output 1)</p>
6:0	led1_on_mask	<p><b>LED is on if any of the following state holds. This field only takes effect when LED_EN is 1b1.</b></p> <p>Select LED polarity. This field only takes effect when LED_EN is 1b1.</p> <ul style="list-style-type: none"> <li>Bit[0]:Link 1000</li> <li>Bit[1]:Link 100</li> <li>Bit[2]:Link 10</li> <li>Bit[3]:Link Down</li> <li>Bit[4]:Full Duplex</li> <li>Bit[5]:Half Duplex</li> <li>Bit[6]:Force On (Logic 1)</li> </ul>

### 51F00270      [dev1Fh\\_reg027h](#)    LED1 Blinking Control Register                  0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																led1_blk_mask
Type																RW
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
9:0	led1_blk_mask	<b>LED blinks if any of the following event occurs. This field only takes effect when LED_EN is 1b1.</b>

(Notes: The LED-Blinking Priority Precedes The LED-On Priority, That is, when there is an event that triggers LED-Blinking, it will take control of LED output no matter LED-On status is)

Bit[0]:1000Mbps TX Activity  
 Bit[1]:1000Mbps RX Activity  
 Bit[2]:100Mbps TX Activity  
 Bit[3]:100Mbps RX Activity  
 Bit[4]:10Mbps TX Activity  
 Bit[5]:10Mbps RX Activity  
 Bit[6]:Collision  
 Bit[7]:RX CRC Error  
 Bit[8]:RX Idle Error  
 Bit[9]:Force Blinks (Logic 1)

### **51F00280      dev1Fh\_reg028h    LED2 On Control Register                  8000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_led2_en	rg_led2_pol														led2_on_mask
Type	RW	RW														RW
Reset	1	0								0	0	0	0	0	0	0

Bit(s)	Name	Description
15	rg_led2_en	Enable Ethernet LED Function. 0: Disable (Hi-Z)  1: Enable
14	rg_led2_pol	Select LED polarity. This field only takes effect when LED_EN is 1b1. Enable Ethernet LED Function. 0: Active low (That is, LED On means Output 0)  1: Active high (That is, LED On means Output 1)
6:0	led2_on_mask	<b>LED is on if any of the following state holds. This field only takes effect when LED_EN is 1b1.</b> Select LED polarity. This field only takes effect when LED_EN is 1b1. Bit[0]:Link 1000 Bit[1]:Link 100 Bit[2]:Link 10 Bit[3]:Link Down Bit[4]:Full Duplex Bit[5]:Half Duplex Bit[6]:Force On (Logic 1)

### **51F00290      dev1Fh\_reg029h    LED2 Blinking Control Register                  0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																led2_blk_mask
Type																RW
Reset								0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
9:0	led2_blk_mask	LED blinks if any of the following event occurs. This field only takes effect when LED_EN is 1b1.  (Notes: The LED-Blinking Priority Precedes The LED-On Priority, That is, when there is an event that triggers LED-Blinking, it will take control of LED output no matter what LED-On status is) Bit[0]:1000Mbps TX Activity Bit[1]:1000Mbps RX Activity Bit[2]:100Mbps TX Activity Bit[3]:100Mbps RX Activity Bit[4]:10Mbps TX Activity

Bit[5]:10Mbps RX Activity  
 Bit[6]:Collision  
 Bit[7]:RX CRC Error  
 Bit[8]:RX Idle Error  
 Bit[9]:Force Blinks (Logic 1)

**51F002A0      dev1Fh\_reg02Ah    LED3 On Control Register      8000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_led3_en	rg_led3_pol														led3_on_mask
Type	RW	RW														RW
Reset	1	0								0	0	0	0	0	0	0

Bit(s)	Name	Description
15	rg_led3_en	<b>Enable Ethernet LED Function.</b> 0: Disable (Hi-Z)  1: Enable
14	rg_led3_pol	<b>Select LED polarity. This field only takes effect when LED_EN is 1b1.</b> Enable Ethernet LED Function. 0: Active low (That is, LED On means Output 0)  1: Active high (That is, LED On means Output 1)
6:0	led3_on_mask	<b>LED is on if any of the following state holds. This field only takes effect when LED_EN is 1b1.</b> Select LED polarity. This field only takes effect when LED_EN is 1b1. Bit[0]:Link 1000 Bit[1]:Link 100 Bit[2]:Link 10 Bit[3]:Link Down Bit[4]:Full Duplex Bit[5]:Half Duplex Bit[6]:Force On (Logic 1)

**51F002B0      dev1Fh\_reg02Bh    LED3 Blinking Control Register      0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																led3_blk_mask
Type																RW
Reset								0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
9:0	led3_blk_mask	<b>LED blinks if any of the following event occurs. This field only takes effect when LED_EN is 1b1.</b> (Notes: The LED-Blinking Priority Precedes The LED-On Priority, That is, when there is an event that triggers LED-Blinking, it will take control of LED output no matter what LED-On status is) Bit[0]:1000Mbps TX Activity Bit[1]:1000Mbps RX Activity Bit[2]:100Mbps TX Activity Bit[3]:100Mbps RX Activity Bit[4]:10Mbps TX Activity Bit[5]:10Mbps RX Activity Bit[6]:Collision Bit[7]:RX CRC Error Bit[8]:RX Idle Error Bit[9]:Force Blinks (Logic 1)

## 2.12 Loop Detection

When loop detection function is enabled by setting hardware strapping(0x7804), the GSW provide two different signal out. One is sent the loop frame with the SID as 0180c2000001, another is sent the period LED.

Follow the step to check it:

1. Set 0x30c0 ( for example : enable p0,p1,p3, set as 0x07130000)
2. Set 0x201c,0x211c ..0x261c to enable per port broadcast storm detection( for example, set 0x201c as cc030303 for port 0)

After that, you can check the Loop frame and alarm signal from 96<sup>th</sup> pin.

3. Read 0x30c0 to check the Alarm message.  
(You can write bit 1 of 0x30c0 as 1 to clean the status)

**000030C0 LPDET\_CTRL LOOP DETECTION CONTROL REGISTER 00030000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		LPDE_T_EN6	LPDE_T_EN5	LPDE_T_EN4	LPDE_T_EN3	LPDE_T_EN2	LPDE_T_EN1	LPDE_T_EN0	LPDE_IOD_E_N	LPDE_T_PERT_N	LPDE_T_ALA_N	LPDE_T_PAS_S	LPDE_IOD	LPDE_T_PERIOD	LPDET_THRESHOLD	
Type		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LPDE_T_ST_LOOP	LPDE_T_ST_BCST	LPDE_T_TRA_P_EN							LPDE_RM6	LPDE_RM5	LPDE_RM4	LPDE_RM3	LPDET_M2	LPDET_M1	LPDE_ARM0
Type	RO	RO	RO							RO	RO	RO	RO	RO	RO	W1C
Reset	0	0	0							0	0	0	0	0	0	0

Bit(s)	Name	Description
30	LPDET_EN6	<b>Enable the loop detection ability of user port 6.</b> 0: Disable 1: Enable
29	LPDET_EN5	<b>Enable loop detection the ability of user port 5.</b> 0: Disable 1: Enable
28	LPDET_EN4	<b>Enable loop detection the ability of user port 4.</b> 0: Disable 1: Enable
27	LPDET_EN3	<b>Enable loop detection the ability of user port 3.</b> 0: Disable 1: Enable
26	LPDET_EN2	<b>Enable loop detection the ability of user port 2.</b> 0: Disable 1: Enable
25	LPDET_EN1	<b>Enable loop detection the ability of user port 1.</b> 0: Disable 1: Enable
24	LPDET_EN0	<b>Enable loop detection the ability of user port 0.</b>

		0: Disable 1: Enable
23	LPDET_PERIOD_EN	<b>The loop detection frame is triggered by a periodical timer or by broadcast storm.</b> 0: Broadcast mode 1: Periodical mode
22	LPDET_ALARM_EN	<b>Enable 2 kHz alarm output and per-port LED when loop is detected.</b> 0: Disable 1: Enable
21	LPDET_PASS	<b>Loop detection frame is blocked or passed to packet memory.</b> 0: Blocked 1: Pass
20	LPDET_PERIOD	<b>Interval of transmitting loop detection frame in Periodical mode.</b> 0: 125 us 1: 1000 ms
19	LPDET_LED_RATE	<b>LED blinking rate of per port when loop is detected.</b> 0: LED blinking at 2 Hz 1: LED blinking at 4 Hz
18:16	LPDET_THRESHOLD	<b>Number of missed loop detection frame before 2 kHz alarm is reset</b>
15	LPDET_ST_LOOP	<b>The status of loop detection. In LOOP state, the loop detection frame is transmitted, and the loop detection frames are received.</b> 0: Not in Loop state 1: Loop state
14	LPDET_ST_BCST	<b>The status of loop detection. In BCST state, the loop detection frame is transmitted, but no loop detection frame is received.</b> 0: Not in BCST state 1: BCST state
13	LPDET_TRAP_EN	<b>Status of strap pin for loop detection</b> 0: Disabled 1: Enabled
6	LPDET_ALARM6	<b>The status of loop detected on port 6. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
5	LPDET_ALARM5	<b>The status of loop detected on port 5. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
4	LPDET_ALARM4	<b>The status of loop detected on port 4. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
3	LPDET_ALARM3	<b>The status of loop detected on port 3. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
2	LPDET_ALARM2	<b>The status of loop detected on port 2. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
1	LPDET_ALARM1	<b>The status of loop detected on port 1. This bit is cleared when LPDET_ALARM0 is written as 1.</b> 0: Not detected 1: Detected
0	LPDET_ALARM0	<b>The status of loop detected on port 0. This bit is cleared when it is written as 1.</b> 0: Not detected 1: Detected

**0000201C      BSR**
**Broadcast Storm Rate Control of P0**
**00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	STRM_MODE	STRM_BC_I	STRM_MC_I	STRM_UC_I	STRM_DRO_P	STRM_PERD	STRM_UNIT									STORM_1G
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW									RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	STORM_100M							STORM_10M								
<b>Type</b>	RW							RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31	STRM_MODE	<b>Broadcast Storm Suppression</b> 0: Packet-based ( 1 second period) 1: Rate-based
30	STRM_BC_INC	<b>Broadcast Storm Included</b> 0: Exclude BC frame 1: Include BC frame
29	STRM_MC_INC	<b>Unknown Multicast Storm Included</b> 0: Exclude MC frame 1: Include MC frame
28	STRM_UC_INC	<b>Unknown Unicast Storm Included</b> 0: Exclude UC frame 1: Include UC frame
27	STRM_DROP	<b>Broadcast Storm Suppression enabled</b> 0: BC Storm detection only 1: Enable packet drop when BC storm is detected
26	STRM_PERD	<b>Broadcast Storm Detection Signal Period</b> 0: One second 1: 125us
25:24	STRM_UNIT	<b>Broadcast Storm Suppression</b> 2'b00: 64 packets or 64 Kbps 2'b01: 256 packets or 256 Kbps 2'b10: 1 K packets or 1 Mbps 2'b11: 4 K packets or 4 Mbps
23:16	STORM_1G	<b>1000 Mbps Broadcast Storm Rate Limit Control</b> The broadcast storm rate limit for 1000 Mbps link speed 8'h0: (0* STORM_UNIT) packets or bps 8'h1: (1* STORM_UNIT) packets or bps
15:8	STORM_100M	<b>100 Mbps Broadcast Storm Rate Limit Control</b> The broadcast storm rate limit for 100 Mbps link speed 8'h0: (0* STORM_UNIT) packets or bps 8'h1: (1* STORM_UNIT) packets or bp
7:0	STORM_10M	<b>10 Mbps Broadcast Storm Rate Limit Control</b> The broadcast storm rate limit for 10 Mbps link speed 8'h0: (0* STORM_UNIT) packets or bps 8'h1: (1* STORM_UNIT) packets or bps

## 2.13 MAC forward control

0x00010 is used for MAC forwarding control rule. For different traffic, like broadcast, Unknown multicast...etc, you can set the forwarding port at this register.

MAC Forward Control																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BC_FFP								UNM_FFP							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UNU_FFP								CPU_EN	CPU_PORT		MIRR_OR_E_N	MIRROR_PORT			
Type	RW								RW	RW		RW	RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	BC_FFP	<b>Broadcast Frame Flooding Ports</b> If MAC receives broadcast frames, this field indicates the flooding ports. [NOTE] 1. The flooding port excludes the received port on the switch. 2. Frame dropped though BC_FFP=6'b0
23:16	UNM_FFP	<b>Unknown Multicast Frame Flooding Ports</b> If MAC receives multicast frames which can not be found on the ARL, this field indicates the flooding ports. [NOTE] 1. The flooding port will exclude the received port by HW. 2. Frame dropped though UNM_FFP=6'b0.
15:8	UNU_FFP	<b>Unknown Unicast Frame Flooding Ports</b> If MAC receives the unicast or multicast frames which can not be found on the ARL. The field indicates the flooding port. [NOTE] 1. The flooding port will excludes the received port by HW 2. Frame dropped though UNM_FFP=6'b0
7	CPU_EN	<b>CPU Port Enable</b> Enable the CPU port specified in CPU_PORT. 0: No CPU port exists. 1: Enable
6:4	CPU_PORT	<b>CPU Port Number</b> Set the CPU port number. 3'h0: Port 0 ... 3'h7: Port 7
3	MIRROR_EN	<b>Mirror Port Enable</b> Enable the mirror port specified in MIRROR_PORT. 0: No mirror available 1: Enable mirror
2:0	MIRROR_PORT	<b>Mirror Port Number</b> Set the mirror port number. 3'h0: Port 0 ... 3'h7: Port 7

Here also show the forwarding rule which you can set at register 0x0010.

FTAG	ACL Enable	ARL/DIP Table	Action
------	------------	---------------	--------

BC	ACL Hit and Port Map is enabled	-	Follow ACL Forwarding Port Map
	Disable or ACL not Hit	-	Follow <u>MFC.BC_FFP</u> register
MC IP_MULT IPV6_MULT TI	ACL Hit and Port Map is enabled	-	Follow ACL Forwarding Port Map
	Disable or ACL not Hit	ARL Hit	Follow ARL Forwarding Port Map
		ARL not Hit	Follow <u>MFC.UNM_FFP</u> register
UC	ACL Hit and Port Map is enabled	-	Follow ACL Forwarding Port Map
	Disable or ACL not Hit	ARL Hit	Follow ARL Forwarding Port Map
		ARL not Hit	Follow <u>MFC.UNU_FFP</u> register

## 2.14 MAC table aging time

Aging time is used for recording the MAC is exist or not and would be clean after 300 seconds if there is no traffic pass through again. For changing this, you can modify the 0x00A0.

The aging time would be depending on the switch core clock speed.

<b>000000A0 AAC Address Age Control 00095001</b>																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>REV0</b>												<b>AGE_DIS</b>	<b>AGE_CNT[7:4]</b>		
<b>Type</b>	<b>DC</b>												<b>RW</b>	<b>RW</b>		
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>AGE_CNT[3:0]</b>				<b>AGE_UNIT</b>											
<b>Type</b>	<b>RW</b>				<b>RW</b>											
<b>Reset</b>	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Name	Description
31:21	REV0	<b>Reserved</b>
20	AGE_DIS	<b>Address Table Aging Disable</b> Disable or pause MAC address aging.
19:12	AGE_CNT	<b>Address Table Age Count</b> This age count is recorded in the age timer field of the MAC address table when a new source address is received and the table entry is ready to refresh the timer. The applied age timer is equal to (AGE_CNT+1) * (AGE_UNIT+1) seconds.
11:0	AGE_UNIT	<b>Address Table Age Unit</b> The applied aging unit is equal to (AGE_UNIT+1) seconds.

## 2.15 MAC table

We have 2048 MAC entries exist in switch.

GSW build in the API command:

Ethphxcmd arl mactbl-disp

MAC AABCCCDDEEFF : TIMER:149, SA\_PORT\_FW:0, SA\_MIR\_EN:0, USER\_PRI:0,  
EG\_TAG:0, LEAKY\_EN:0, PORT:4, STATUS:1, TYPE:0

You can find that have an aging time, source port information over there.

For RT63368 or others platform, you can use the command flow to check the MAC table list:

Ethphxcmd gsww 80 8002 //clean

Ethphxcmd gsww 80 8004 //first MAC entry

Ethphxcmd gswr 84 // show the first entry

Ethphxcmd gswr 88 // show the firstentry

Ethphxcmd gsww 80 8005 //next MAC entry

Ethphxcmd gswr 84 // show the second entry

Ethphxcmd gswr 88 // show the second entry

For detail, you can check the register 0x0080,0x0084 and 0x0088.

00000080 ATC Address Table Control 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	REVO				ADDR											
Type	DC				RO											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUSY	SRCH_END	SRCH_HIT	ADDR_INVL_D	AC_MAT				REV1		AC_SAT	REV2	AC_CMD			
Type	W1C	RO	RO	RO	RW				DC		RW	DC	RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

00000084 TSRA1 Table Search Read Address I 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BYTE_0								BYTE_1							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BYTE_2								BYTE_3							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	BYTE_0	MAC Address[47:40] / Destination IP(DIP) Address [31:24]
23:16	BYTE_1	MAC Address[39:32] / Destination IP(DIP) Address [23:16]
15:8	BYTE_2	MAC Address[31:24] / Destination IP(DIP) Address [15:8]
7:0	BYTE_3	MAC Address[23:16] / Destination IP(DIP) Address [7:0]

**00000088    TSRA2**
**Table Search Read Address II**
**00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>BYTE_0</b>								<b>BYTE_1</b>							
<b>Type</b>	RO								RO							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>BYTE_2</b>								<b>BYTE_3</b>							
<b>Type</b>	RO								RO							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:24	BYTE_0	MAC Address[15:8] / Source IP(SIP) Address [31:24]
23:16	BYTE_1	MAC Address[7:0] / Source IP(SIP) Address [23:16]
15:8	BYTE_2	SIP Address [15: 8] or bit[15]: IVL bit[14:12]: Filter ID[2:0] bit[11:8]: CVID[11: 8] NOTE: When IVL is reset, MAC[47:0] and FID[2:0] will be used to read/write the address table. When IVL is set, MAC[47:0] and CVID[11:0] will be used to read/write the address table.
7:0	BYTE_3	SIP Address[7:0] or CVID[7:0]

## 2.16 Output queue

Each port has 8 queues for different QoS services. Please know that QoS only active when traffic jam happen. It means that you should have flow control first for QoS. If not, you would only find the packet loss.

Free page: Read the 0x1fc0

For GSW, if you want to check the queue, please use:

ethphxcmd gsww 7038 **220**

ethphxcmd gswr 7034

Here show the Q map:

	Q1 & Q0	Q3 & Q2	Q5 & Q4	Q7 & Q6
P0	<b>220</b>	221	222	223
P1	224	225	226	227
P2	228	229	22a	22b
P3	22c	22d	22e	22f
P4	230	231	232	233
P5	234	235	236	237
P6	238	239	23a	23b

**00001FC0    FPLC**
**Free Page Link Count Register**
**01EE01EE**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name							MIN_FREE_PL_CNT										
Type							RO										
Reset							0	1	1	1	1	0	1	1	1	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	1	0
Name							FREE_PL_CNT										
Type							RO										
Reset							0	1	1	1	1	0	1	1	1	1	0

Bit(s)	Name	Description
25:16	MIN_FREE_PL_CNT	Minimal Free Page Link Count in LMU from last read access
9:0	FREE_PL_CNT	Free Page Link Count in LMU

## 2.17 VLAN setting

You need use three registers to make one VLAN rule. Please follow the below information to do that:

Set the port you want into security mode and as user port, take port 1 as example:

0x 2104 00ff0003 //set as security mode

0x 2110 81000000 //set as user port

You should set up the each VLAN port you want to be security mode and user port.

Next, you need to setup the VLAN ID and group member. Here, we set port 0 to 3 and port 6 as one group and their VLAN ID is 10. And just only port 3 get the egress tag.

0x94 104F0001 Port member 0~3+6 (4f =0100 1111 )

0x98 000000c0 Egress tag enable for port 3 , refer to register 0x98

0x90 80001003 VID member VID set as 03

Note: Please don't use 0 and 4095 for VID.

If you do not want to add egress tag at any port, just set 0x98 as 0. For detail, check the register 0x0098 at the below.

00002104 PCR		Port Control of P1													00FF0000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	REV0	MLDv2_EN	EG_TAG		REV1	PORT_PRI				PORT_MATRIX							
Type	DC	RW	RW		DC	RW				RW							
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	REV2		UP2D_SCP_N	UP2TA_E_G_EN	ACL_E_N	PORT_TX_MIR	PORT_RX_MIR	ACL_MIR	MIS_PORT_FW				REV3	VLAN_MIS	PORT_VLAN		
Type	DC		RW	RW	RW	RW	RW	RW	RW				DC	RW	RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**00000090      VTCR                  VLAN Table Control                  00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>BUSY</b>	<b>REV0</b>														<b>IDX_IN_VLD</b>
<b>Type</b>	<b>W1C</b>	<b>DC</b>														<b>RO</b>
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>FUNC</b>				<b>VID</b>											
<b>Type</b>	<b>RW</b>				<b>RW</b>											
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31	<b>BUSY</b>	<b>VLAN Table Is Busy</b> SW can set this bit to 1 only if this bit is reset. After the VTCR register is written and this bit is set, this chip will perform the corresponding function on the VLAN table based on FUNC bits.
30:17	<b>REV0</b>	<b>Reserved</b>
16	<b>IDX_IN_VLD</b>	<b>Entry is not Valid</b> This index for the access control is out of the valid index.
15:12	<b>FUNC</b>	<b>Access Control Function</b> Whenever VTCR register is written and bit.31 is set, this chip will perform the corresponding function on the VLAN table based on FUNC bits. 4'b0000: Read the specified VID Entry from VAWD# register based on VID bits <b>4'b0001: Write the specified VID Entry though VAWD# register based on VID bits.</b> 4'b0010: Make the specified VID entry invalid based on VID bits. 4'b0011: Make the specified VID entry valid based on VID bits . 4'b0100: Read the specified ACL Table entry. 4'b0101: Write the specified ACL Table entry. 4'b0110: Read the specified trTCM Meter Table. 4'b0111: Write the specified trTCM Meter Table. 4'b1000: Read the specified ACL Mask entry. 4'b1001: Write the specified ACL Mask entry. 4'b1010: Read the specified ACL Rule Control entry. 4'b1011: Write the specified ACL Rule Control entry. 4'b1100: Read the specified ACL Rate Control entry. 4'b1101: Write the specified ACL Rate Control entry. 4'b1110: Reserved 4'b1111: Reserved
11:0	<b>VID</b>	<b>1. VLAN ID Number: 0x0 to 0x1F (16)</b> 2. ACL table index: 0x0 to 0x3F (64) 3. ACL mask control: 0x0 to 0x3F (32 or 64)

**00000094      VAWD1                  VLAN and ACL Write Data I                  00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WDATA[31:16]</b>															
<b>Type</b>	<b>RW</b>															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WDATA[15:0]</b>															
<b>Type</b>	<b>RW</b>															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## (VLAN Entry)

Bits	Type	Name	Description	Initial value
31	RW	PORT_STAG	Port based STAG	0x0
30	RW	IVL_MAC	Independent VLAN Learning	0x0
29	RW	EG_CON	Egress Tag Consistent	0x0
28	RW	VTAG_EN	Per VLAN Egress Tag Control	0x0
27	RW	COPY_PRI	Copy User Priority Value from Customer Priority Tag for Stack VLAN	0x0
26:24	RW	USER_PRI	Service Tag User Priority Value from VLAN Table	0x0
23:16	RW	PORT_MEM	VLAN Member Control	0x0
15:4	RW	S_TAG1	Service Tag I	0x0
3:1	RW	FID	Filtering Database	0x0
0	RW	VALID	VLAN Entry Valid	0x0

**00000098    VAWD2                      VLAN and ACL Write Data II                      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WDATA[31:16]</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WDATA[15:0]</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## (VLAN Entry)

Bits	Type	Name	Description	Initial value
31:16	RW	S_TAG2	Service Tag II	0x0
15:14	-	-	Reserved	0x0
13:12	RW	P6_TAG	P6 Egress Tag Control	0x0
11:10	RW	P5_TAG	P5 Egress Tag Control	0x0
9:8	RW	P4_TAG	P4 Egress Tag Control	0x0
7:6	RW	P3_TAG	P3 Egress Tag Control	0x0
5:4	RW	P2_TAG	P2 Egress Tag Control	0x0
3:2	RW	P1_TAG	P1 Egress Tag Control	0x0
1:0	RW	P0_TAG	P0 Egress Tag Control	0x0

**00002010    PVC**
**Port VLAN Control of P0**
**000000C0**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	STAG_VPID															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DIS_PVID	FORCE_PVID	REV0	PT_VPM	PT_OPTION	EG_TAG			VLAN_ATTR			PORT_STAG	BC_L_N	MC_L_N	UC_L_N	ACC_FRM
Type	RW	RW	DC	RW	RW	RW			RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	STAG_VPID	<b>Stack Tag VPID (VLAN Protocol ID) Value</b> The received frame will be regarded as a legal stack tag frame if the following conditions are matched: Outer VPID == STAG_VPID Inner VPID == 16'h8100 The outgoing frame will be added by the outer VLAN tag with the programmable VPID field = STAG_VPID.
15	DIS_PVID	<b>PVID Disable</b> Disable PVID insertion in priority-tagged frames. 0: Use PVID for priority-tagged frames. 1: Keep VID=0 for priority-tagged frames.
14	FORCE_PVID	<b>Force PVID on VLAN-tagged frames</b> 0: Use VID in VLAN-tagged frame. 1: Force the replacement of VID with PVID .
13	REV0	
12	PT_VPM	<b>Pass-through capability on TPID</b> 0: Disable pass-through on TPID 1: Enable pass-through on TPID
11	PT_OPTION	<b>Pass-through capability on TX special tag</b> 0: Disable pass-through on TX special tag 1: Enable pass-through on TX special tag
10:8	EG_TAG	<b>Incoming Port Egress VLAN Tag Attribution</b> 3'b000: System default (disabled) 3'b001: Consistent 3'b010, 3'b011: Reserved 3'b100: Untagged 3'b101: Swap 3'b110: Tagged 3'b111: Stack
7:6	VLAN_ATTR	<b>VLAN Port Attribute</b> 2'b00: User port 2'b01: Stack port 2'b10: Translation port 2'b11: Transparent port
5	PORT_STAG	<b>Special Tag Enable</b> Enable a proprietary VLAN tag format to carry additional information to the remote port. 0: No special tag format for Tx/Rx 1: Enable
4	BC_LKYV_EN	<b>Broadcast Leaky VLAN Enable</b> 0: Broadcast frames received by this port will be blocked by VLAN. 1: Broadcast frames received by this port can pass through VLAN.
3	MC_LKYV_EN	<b>Multicast Leaky VLAN Enable</b> [NOTE] Leaky VLAN can be configured by ARL or Port Control Register based on the indication of MAC.UC_ARL_LKYV or MAC.UC_ARL_LKYV. 0: Multicast frames received by this port will be blocked by VLAN.

2 UC\_LKYV\_EN

1: Multicast frames received by this port can pass through VLAN.

**Unicast Leaky VLAN Enable**

[NOTE] Leaky VLAN can be configured by ARL or Port Control Register based on the indication of MAC.UC\_ARL\_LKYV or MAC.US\_ARL\_LKYV.)

0: Unicast frame received by this port will be blocked by VLAN.

1: Unicast frame received by this port can pass through VLAN.

1:0 ACC\_FRM

**Acceptable Frame Type**

2'b00: Admit All frames

2'b01: Admit Only VLAN-tagged frames




2'b10: Admit only untagged or priority-tagged frames.

2'b11: Reserved

Note: if you want to drop (or not) packet with VLAN tag(or not), you can set bit 1:0 of REG 0x2010,0x2110,0x2210...0x2610 to do that.

## 2.18QoS (Quality of Services)

QoS is the ability to provide different priority to different applications or the data flows. GSW can support strict priority (SP) and weighted round-robin (WRR) mode for QoS. Please refer to packet format at the below figure and know the VID and user priority are the key for QoS. We will suggest that you should disable flow control if you want to use QoS.

**SP:****WRR:**

You may need to make the port you want as security mode and user port first. For detail, please check the page about VLAN setting in this document.

0x 2104 00ff0003 //set as security mode

0x 2110 81000000 //set as user port


0x94 104F0001 Port member 0~3+6 (4f =0100 1111 )

0x98 000000c0 Egress tag enable for port 3 , refer to register 0x98

0x90 800010**03** VID member VID set as 03

Please also refer the chapter of VLAN to know the detail setting.

Follow the step to setup the QoS:



**Default Priority-to-queue mapping (802.3D QoS)**

Priority 7	-	Queue 7
Priority 6	-	Queue 6
Priority 5	-	Queue 5
Priority 4	-	Queue 4
Priority 3	-	Queue 3
Priority 1	-	Queue 2
Priority 0	-	Queue 1
Priority 2	-	Queue 0

You can swap the Q map as you want.

For example:

Change priority 1 from Q2 to Q1:

0x0048 09**08**0240

Change priority 1 from Q1 to Q2:

0x0048 0a**08**0240

Please notice the GSW use output queue structure.  
That means you should set these setting at output port.  
Set as Tag-base

0x0044 as 0x222**7**22 //Tag-base for first priority

If want to use SP:

0x1000 as 0x8000**0**000 //SP for Q0 of Port 0  
0x1004 as 0x00000000 //SP for Q0 of Port 0  
0x1008 as 0x8000**0**000 //SP for Q1 of Port 0  
0x100c as 0x00000000 //SP for Q1 of Port 0

If want to use WRR:

0x1000 as 0x8000**8**000 //WRR for Q0 of P0  
0x1004 as 0x0**1**0000000 //weight of Q0 of P0  
0x1008 as 0x8000**8**000 //WRR for Q1 of P0  
0x100c as 0x0**3**0000000 //weight of Q1 of P0

Set the port weight:

0x1004 as 0x01000000 //Weighting of P0 Q0 is 2 ( q0\_max\_weight+1'b1)  
0x100c as 0x03000000 //Weighting of P0 Q1 is 4 ( q1\_max\_weight+1'b1)

...

**Note: Queue n service with probability Pn (Pn = weight n / Sum (weight))**

Follow the table and set the mode as SP or WRR.

	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
Port 0	0x1000	0x1008	0x1010	0x1018	0x1020	0x1028	0x1030	0x1038
Port 1	0x1100	0x1108	0x1110	0x1118	0x1120	0x1128	0x1130	0x1138
Port 2	0x1200	0x1208	0x1210	0x1218	0x1220	0x1228	0x1230	0x1238

Port 3	0x1300	0x1308	0x1310	0x1318	0x1320	0x1328	0x1330	0x1338
Port 4	0x1400	0x1408	0x1410	0x1418	0x1420	0x1428	0x1430	0x1438
Port 5	0x1500	0x1508	0x1510	0x1518	0x1520	0x1528	0x1530	0x1538
Port 6	0x1600	0x1608	0x1610	0x1618	0x1620	0x1628	0x1630	0x1638

P0 weighting setting map:

00001004	<b>MMSCR1_Q0P0</b>	32	Max-Min Scheduler Control Register 1 of Queue 0/Port 0
0000100C	<b>MMSCR1_Q1P0</b>	32	Max-Min Scheduler Control Register 1 of Queue 1/Port 0
00001014	<b>MMSCR1_Q2P0</b>	32	Max-Min Scheduler Control Register 1 of Queue 2/Port 0
0000101C	<b>MMSCR1_Q3P0</b>	32	Max-Min Scheduler Control Register 1 of Queue 3/Port 0
00001024	<b>MMSCR1_Q4P0</b>	32	Max-Min Scheduler Control Register 1 of Queue 4/Port 0
0000102C	<b>MMSCR1_Q5P0</b>	32	Max-Min Scheduler Control Register 1 of Queue 5/Port 0
00001034	<b>MMSCR1_Q6P0</b>	32	Max-Min Scheduler Control Register 1 of Queue 6/Port 0
0000103C	<b>MMSCR1_Q7P0</b>	32	Max-Min Scheduler Control Register 1 of Queue 7/Port 0

**00000044 UPW User Priority Weight 00234567**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	<b>REV0</b>										<b>ARL_UPW</b>	<b>REV1</b>	<b>PORT_UPW</b>			
Type	DC										RW	DC	RW			
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>REV2</b>	<b>DSCP_UPW</b>		<b>REV3</b>	<b>TAG_UPW</b>		<b>REV4</b>	<b>STAG_UPW</b>		<b>REV5</b>	<b>ACL_UPW</b>					
Type	DC	RW		DC	RW		DC	RW		DC	RW					
Reset	0	1	0	0	0	1	0	1	0	1	1	0	0	1	1	1

Bit(s)	Name	Description
31:23	REV0	Reserved
22:20	ARL_UPW	ARL User Priority Weight (MAC/DIP Hit)
19	REV1	Reserved
18:16	PORT_UPW	Port-Based User Priority Weight Value Weights range from 0x0 to 0x7.
15	REV2	Reserved
14:12	DSCP_UPW	DSCP Priority Weight (IPv4)
11	REV3	Reserved
10:8	TAG_UPW	Priority Tag User Priority Weight
7	REV4	Reserved
6:4	STAG_UPW	Special Tag User Priority Weight
3	REV5	Reserved
2:0	ACL_UPW	ACL User Priority Weight (ACL Hit)

**00000048 PEM1 User Priority Egress Mapping I 08480240**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	<b>REV0</b>				<b>TAG_PRI_1</b>				<b>QUE_CPU_1</b>				<b>QUE_LAN_1</b>				
Type	DC				RW				RW				RW				
Reset	0	0	0	0	1	0	0	0	0	1	0	0	1	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	<b>REV1</b>	<b>TAG_PRI_0</b>				<b>QUE_CPU_0</b>				<b>QUE_LAN_0</b>				<b>DSCP_PRI_0</b>			
Type	DC	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:30	REV0	Reserved
29:27	TAG_PRI_1	User Priority 1 Priority Tag Value
26:24	QUE_CPU_1	User Priority 1 CPU Queue Selection
23:22	QUE_LAN_1	User Priority 1 LAN Queue Selection
21:16	DSCP_PRI_1	User Priority 1 DSCP Value
15:14	REV1	Reserved
13:11	TAG_PRI_0	User Priority 0 Priority Tag Value
10:8	QUE_CPU_0	User Priority 0 CPU Queue Selection
7:6	QUE_LAN_0	User Priority 0 LAN Queue Selection
5:0	DSCP_PRI_0	User Priority 0 DSCP Value

**0000004C PEM2**
**User Priority Egress Mapping II**
**1B581110**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>REV0</b>		<b>TAG_PRI_3</b>			<b>QUE_CPU_3</b>		<b>QUE_LAN_3</b>		<b>DSCP_PRI_3</b>						
<b>Type</b>	DC		RW			RW		RW		RW						
<b>Reset</b>	0	0	0	1	1	0	1	1	0	1	0	1	1	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>REV1</b>		<b>TAG_PRI_2</b>			<b>QUE_CPU_2</b>		<b>QUE_LAN_2</b>		<b>DSCP_PRI_2</b>						
<b>Type</b>	DC		RW			RW		RW		RW						
<b>Reset</b>	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:30	REV0	Reserved
29:27	TAG_PRI_3	User Priority 3 Priority Tag Value
26:24	QUE_CPU_3	User Priority 3 CPU Queue Selection
23:22	QUE_LAN_3	User Priority 3 LAN Queue Selection
21:16	DSCP_PRI_3	User Priority 3 DSCP Value
15:14	REV1	Reserved
13:11	TAG_PRI_2	User Priority 2 Priority Tag Value
10:8	QUE_CPU_2	User Priority 2 CPU Queue Selection
7:6	QUE_LAN_2	User Priority 2 LAN Queue Selection
5:0	DSCP_PRI_2	User Priority 2 DSCP Value

**00001000**
**MMSCR0\_Q0P0**
**Max-Min Scheduler Control Register 0 of Queue 0/Port 0**
**00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>MIN_S</b>															
	<b>P_WR</b>															
	<b>R_Q0_P0</b>															

Type	RW														
Reset	0														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
Name	MIN_RATE_EN_Q0_P0				MIN_RATE_CTRL_EXP_Q0_P0					MIN_RATE_CTRL_MAN_Q0_P0					0
Type	RW				RW					RW					
Reset	0				0	0	0	0		0	0	0	0	0	0

Bit(s)	Name	Description
31	MIN_SP_WRR_Q0_P0	<b>Port 0 Queue 0 min. traffic arbitration scheme</b> 0: Strict Priority (SP) 1: Round-Robin (RR)
15	MIN_RATE_EN_Q0_P0	<b>Port 0 Queue 0 minimum shaper rate limit control is enabled.</b> 0: Queue 0 min. rate limit control is disabled, when it is disabled, shaper will always let the pkt pass (infinite rate). 1: Queue 0 min. rate limit control is enabled.
11:8	MIN_RATE_CTRL_EXP_Q0_P0	<b>Exponent part of Port 0 Queue 0 min. shaper rate limit control</b> Value range: 0..4
6:0	MIN_RATE_CTRL_MAN_Q0_P0	<b>Mantissa part of Port 0 Queue 0 min. shaper rate limit control</b> Value range: 1..100

**00001004 MMSCR1\_Q0P0 Max-Min Scheduler Control Register 1 of Queue 0/Port 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MAX_SP_WFQ_Q0_P0				MAX_WEIGHT_Q0_P0											
Type	RW				RW											
Reset	0				0	0	0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MAX_RATE_EN_Q0_P0				MAX_RATE_CTRL_EXP_Q0_P0				MAX_RATE_CTRL_MAN_Q0_P0							
Type	RW				RW				RW							
Reset	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MAX_SP_WFQ_Q0_P0	<b>Port 0 Queue 0 maximum traffic arbitration scheme</b> 0: Weighted Fair Queuing (WFQ) 1: Strict Priority (SP)
27:24	MAX_WEIGHT_Q0_P0	<b>Port 0 Queue 0 weighted value for maximum WFQ weighted value is (q0_max_weight+1'b1)</b>
15	MAX_RATE_EN_Q0_P0	<b>Port 0 Queue 0 maximum shaper rate limit control is enabled.</b> 0: Queue 0 maximum shaper rate limit control is disabled, the shaper will always let the pkt pass (infinite rate). 1: Queue 0 maximum shaper rate limit is enabled.
11:8	MAX_RATE_CTRL_EXP_Q0_P0	<b>Exponent part of Port 0 Queue 0 maximum shaper rate limit control</b> Value range: 0..13 (4-bit)
6:0	MAX_RATE_CTRL_MAN_Q0_P0	<b>Mantissa part of Port 0 Queue 0 maximum shaper rate limit control</b> Value range: 0..127 (7-bit)

**00001008 MMSCR0\_Q1P0 Max-Min Scheduler Control Register 0 of Queue 1/Port 0 00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>MIN_S_P_WR_R_Q1_P0</b>															
<b>Type</b>	RW															
<b>Reset</b>	0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>MIN_RATE_EN_Q1_P0</b>				<b>MIN_RATE_CTRL_EXP_Q1_P0</b>				<b>MIN_RATE_CTRL_MAN_Q1_P0</b>							
<b>Type</b>	RW				RW				RW							
<b>Reset</b>	0				0	0	0	0		0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31	MIN_SP_WRR_Q1_P0	<b>Port 0 Queue 1 min. traffic arbitration scheme</b> 0: Strict Priority (SP) 1: Round-Robin (RR)
15	MIN_RATE_EN_Q1_P0	<b>Port 0 Queue 1 minimum shaper rate limit control is enabled.</b> 0: Queue 1 min. rate limit control is disabled, when it is disabled, shaper will always let the pkt pass.(infinite rate) 1: Queue 1 min. rate limit control enable
11:8	MIN_RATE_CTRL_EXP_Q1_P0	<b>Exponent part of Port 0 Queue 1 min. shaper rate limit control</b> Value range: 0..13
6:0	MIN_RATE_CTRL_MAN_Q1_P0	<b>Mantissa part of Port 0 Queue 1 min. shaper rate limit control</b> Value range: 1..127

**0000100C MMSCR1\_Q1P0 Max-Min Scheduler Control Register 1 of Queue 1/Port 0 00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>MAX_SP_WFQ_Q1_P0</b>				<b>MAX_WEIGHT_Q1_P0</b>											
<b>Type</b>	RW				RW											
<b>Reset</b>	0				0	0	0	0								
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>MAX_RATE_EN_Q1_P0</b>				<b>MAX_RATE_CTRL_EXP_Q1_P0</b>				<b>MAX_RATE_CTRL_MAN_Q1_P0</b>							
<b>Type</b>	RW				RW				RW							
<b>Reset</b>	0				0	0	0	0		0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31	MAX_SP_WFQ_Q1_P0	<b>Port 0 Queue 1 maximum traffic arbitration scheme</b> 0: Weighted Fair Queuing (WFQ) 1: Strict Priority (SP)
27:24	MAX_WEIGHT_Q1_P0	<b>Port 0 Queue 1 weighted value for maximum WFQ weighted value is (q1_max_weight+1'b1)</b>
15	MAX_RATE_EN_Q1_P0	<b>Port 0 Queue 1 maximum shaper rate limit control is enabled.</b> 0: Queue 1 maximum rate limit control disable, shaper will always let the pkt pass.(infinite rate) 1: Queue 1 maximum rate limit enable
11:8	MAX_RATE_CTRL_EXP_Q1_P0	<b>Exponent part of Port 0 Queue 1 maximum shaper rate limit control</b> Value range: 0..13 (4-bit)

6:0 MAX\_RATE\_CTRL\_MAN\_ Mantissa part of Port 0 Queue 1 maximum shaper rate limit control  
Q1\_P0 Value range: 0..127 (7-bit)

**00001010 MMSCR0\_Q2P0 Max-Min Scheduler Control Register 0 of Queue 2/Port 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MIN_S_P_WR_R_Q2_P0															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MIN_RATE_EN_Q2_P0				MIN_RATE_CTRL_EXP_Q2_P0					MIN_RATE_CTRL_MAN_Q2_P0						
Type	RW				RW					RW						
Reset	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MIN_SP_WRR_Q2_P0	Port 0 Queue 2 min. traffic arbitration scheme 0: Strict Priority (SP) 1: Round-Robin (RR)
15	MIN_RATE_EN_Q2_P0	Port 0 Queue 2 minimum shaper rate limit control is enabled. 0: Queue 1 min. rate limit control is disabled, when it is disabled, shaper will always let the pkt pass.(infinite rate) 1: Queue 1 min. rate limit control enable
11:8	MIN_RATE_CTRL_EXP_Q2_P0	Exponent part of Port 0 Queue 2 min. shaper rate limit control Value range: 0..13
6:0	MIN_RATE_CTRL_MAN_Q2_P0	Mantissa part of Port 0 Queue 2 min. shaper rate limit control Value range: 1..127

**00001014 MMSCR1\_Q2P0 Max-Min Scheduler Control Register 1 of Queue 2/Port 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MAX_SP_WFQ_Q2_P0				MAX_WEIGHT_Q2_P0											
Type	RW				RW											
Reset	0				0	0	0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MAX_RATE_EN_Q2_P0				MAX_RATE_CTRL_EXP_Q2_P0					MAX_RATE_CTRL_MAN_Q2_P0						
Type	RW				RW					RW						
Reset	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MAX_SP_WFQ_Q2_P0	Port 0 Queue 2 maximum traffic arbitration scheme 0: Weighted Fair Queuing (WFQ) 1: Strict Priority (SP)
27:24	MAX_WEIGHT_Q2_P0	Port 0 Queue 2 weighted value for maximum WFQ weighted value is (q1_max_weight+1'b1)
15	MAX_RATE_EN_Q2_P0	Port 0 Queue 2 maximum shaper rate limit control is enabled. 0: Queue 2 maximum rate limit control disable, shaper will always let the pkt pass.(infinite rate)

		1: Queue 2 maximum rate limit enable
11:8	MAX_RATE_CTRL_EXP_Q2_P0	<b>Exponent part of Port 0 Queue 2 maximum shaper rate limit control</b> Value range: 0..13 (4-bit)
6:0	MAX_RATE_CTRL_MAN_Q2_P0	<b>Mantissa part of Port 0 Queue 2 maximum shaper rate limit control</b> Value range: 0..127 (7-bit)

**00001018 MMSCR0\_Q3P0 Max-Min Scheduler Control Register 0 of Queue 3/Port 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MIN_S_P_WR_R_Q3_P0															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MIN_RATE_EN_Q3_P0				MIN_RATE_CTRL_EXP_Q3_P0				MIN_RATE_CTRL_MAN_Q3_P0							
Type	RW				RW				RW							
Reset	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MIN_SP_WRR_Q3_P0	<b>Port 0 Queue 3 min. traffic arbitration scheme</b> 0: Strict Priority (SP) 1: Round-Robin (RR)
15	MIN_RATE_EN_Q3_P0	<b>Port 0 Queue 3 minimum shaper rate limit control is enabled.</b> 0: Queue 3 min. rate limit control is disabled, when it is disabled, shaper will always let the pkt pass.(infinite rate) 1: Queue 3 min. rate limit control enable
11:8	MIN_RATE_CTRL_EXP_Q3_P0	<b>Exponent part of Port 0 Queue 3 min. shaper rate limit control</b> Value range: 0..13
6:0	MIN_RATE_CTRL_MAN_Q3_P0	<b>Mantissa part of Port 0 Queue 3 min. shaper rate limit control</b> Value range: 0..127

**0000101C MMSCR1\_Q3P0 Max-Min Scheduler Control Register 1 of Queue 3/Port 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MAX_SP_WFQ_Q3_P0				MAX_WEIGHT_Q3_P0											
Type	RW				RW											
Reset	0				0	0	0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MAX_RATE_EN_Q3_P0				MAX_RATE_CTRL_EXP_Q3_P0				MAX_RATE_CTRL_MAN_Q3_P0							
Type	RW				RW				RW							
Reset	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MAX_SP_WFQ_Q3_P0	<b>Port 0 Queue 3 maximum traffic arbitration scheme</b> 0: Weighted Fair Queuing (WFQ) 1: Strict Priority (SP)

27:24	MAX_WEIGHT_Q3_P0	<b>Port 0 Queue 3 weighted value for maximum WFQ weighted value is (q3_max_weight+1'b1)</b>
15	MAX_RATE_EN_Q3_P0	<b>Port 0 Queue 3 maximum shaper rate limit control is enabled.</b> 0: Queue 3 maximum rate limit control disable, shaper will always let the pkt pass.(infinite rate) 1: Queue 3 maximum rate limit enable
11:8	MAX_RATE_CTRL_EXP_Q3_P0	<b>Exponent part of Port 0 Queue 3 maximum shaper rate limit control</b> Value range: 0..13 (4-bit)
6:0	MAX_RATE_CTRL_MAN_Q3_P0	<b>Mantissa part of Port 0 Queue 3 maximum shaper rate limit control</b> Value range: 0..127 (7-bit)

**00001020 MMSCR0\_Q4P0 Max-Min Scheduler Control Register 0 of Queue 4/Port 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MIN_S_P_WR_R_Q4_P0															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MIN_RATE_EN_Q4_P0				MIN_RATE_CTRL_EXP_Q4_P0				MIN_RATE_CTRL_MAN_Q4_P0							
Type	RW				RW				RW							
Reset	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MIN_SP_WRR_Q4_P0	<b>Port 0 Queue 4 min. traffic arbitration scheme</b> 0: Strict Priority (SP) 1: Round-Robin (RR)
15	MIN_RATE_EN_Q4_P0	<b>Port 0 Queue 4 minimum shaper rate limit control is enabled.</b> 0: Queue 4 min. rate limit control is disabled, when it is disabled, shaper will always let the pkt pass.(infinite rate) 1: Queue 4 min. rate limit control enable
11:8	MIN_RATE_CTRL_EXP_Q4_P0	<b>Exponent part of Port 0 Queue 4 min. shaper rate limit control</b> Value range: 0..13
6:0	MIN_RATE_CTRL_MAN_Q4_P0	<b>Mantissa part of Port 0 Queue 4 min. shaper rate limit control</b> Value range: 0..127

**00001024 MMSCR1\_Q4P0 Max-Min Scheduler Control Register 1 of Queue 4/Port 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MAX_SP_WFQ_Q4_P0				MAX_WEIGHT_Q4_P0											
Type	RW				RW											
Reset	0				0	0	0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MAX_RATE_EN_Q4_P0				MAX_RATE_CTRL_EXP_Q4_P0				MAX_RATE_CTRL_MAN_Q4_P0							
Type	RW				RW				RW							
Reset	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31	MAX_SP_WFQ_Q4_P0	<b>Port 0 Queue 4 maximum traffic arbitration scheme</b> 0: Weighted Fair Queuing (WFQ) 1: Strict Priority (SP)
27:24	MAX_WEIGHT_Q4_P0	<b>Port 0 Queue 4 weighted value for maximum WFQ weighted value is (q4_max_weight+1'b1)</b>
15	MAX_RATE_EN_Q4_P0	<b>Port 0 Queue 4 maximum shaper rate limit control is enabled.</b> 0: Queue 4 maximum rate limit control disable, shaper will always let the pkt pass.(infinite rate) 1: Queue 4 maximum rate limit enable
11:8	MAX_RATE_CTRL_EXP_Q4_P0	<b>Exponent part of Port 0 Queue 4 maximum shaper rate limit control</b> Value range: 0..13 (4-bit)
6:0	MAX_RATE_CTRL_MAN_Q4_P0	<b>Mantissa part of Port 0 Queue 4 maximum shaper rate limit control</b> Value range: 0..127 (7-bit)

**00001028 MMSCR0\_Q5P0 Max-Min Scheduler Control Register 0 of Queue 5/Port 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MIN_S_P_WR_R_Q5_P0															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MIN_RATE_EN_Q5_P0				MIN_RATE_CTRL_EXP_Q5_P0				MIN_RATE_CTRL_MAN_Q5_P0							
Type	RW				RW				RW							
Reset	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MIN_SP_WRR_Q5_P0	<b>Port 0 Queue 5 min. traffic arbitration scheme</b> 0: Strict Priority (SP) 1: Round-Robin (RR)
15	MIN_RATE_EN_Q5_P0	<b>Port 0 Queue 5 minimum shaper rate limit control is enabled.</b> 0: Queue 5 min. rate limit control is disabled, when it is disabled, shaper will always let the pkt pass.(infinite rate) 1: Queue 5 min. rate limit control enable
11:8	MIN_RATE_CTRL_EXP_Q5_P0	<b>Exponent part of Port 0 Queue 5 min. shaper rate limit control</b> Value range: 0..13
6:0	MIN_RATE_CTRL_MAN_Q5_P0	<b>Mantissa part of Port 0 Queue 5 min. shaper rate limit control</b> Value range: 1..127

**0000102C MMSCR1\_Q5P0 Max-Min Scheduler Control Register 1 of Queue 5/Port 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MAX_SP_WFQ_Q5_P0				MAX_WEIGHT_Q5_P0											
Type	RW				RW											
Reset	0				0	0	0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MAX_RATE_EN_Q5_P0				MAX_RATE_CTRL_EXP_Q5_P0				MAX_RATE_CTRL_MAN_Q5_P0							
Type	RW				RW				RW							
Reset	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MAX_SP_WFQ_Q5_P0	<b>Port 0 Queue 5 maximum traffic arbitration scheme</b> 0: Weighted Fair Queuing (WFQ) 1: Strict Priority (SP)
27:24	MAX_WEIGHT_Q5_P0	<b>Port 0 Queue 5 weighted value for maximum WFQ weighted value is (q5_max_weight+1'b1)</b>
15	MAX_RATE_EN_Q5_P0	<b>Port 0 Queue 5 maximum shaper rate limit control is enabled.</b> 0: Queue 5 maximum rate limit control disable, shaper will always let the pkt pass.(infinite rate) 1: Queue 5 maximum rate limit enable
11:8	MAX_RATE_CTRL_EXP_Q5_P0	<b>Exponent part of Port 0 Queue 5 maximum shaper rate limit control</b> Value range: 0..13 (4-bit)
6:0	MAX_RATE_CTRL_MAN_Q5_P0	<b>Mantissa part of Port 0 Queue 5 maximum shaper rate limit control</b> Value range: 0..127 (7-bit)

**00001030 MMSCR0\_Q6P0 Max-Min Scheduler Control Register 0 of Queue 6/Port 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MIN_S_P_WR_R_Q6_P0															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MIN_RATE_EN_Q6_P0				MIN_RATE_CTRL_EXP_Q6_P0				MIN_RATE_CTRL_MAN_Q6_P0							
Type	RW				RW				RW							
Reset	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MIN_SP_WRR_Q6_P0	<b>Port 0 Queue 6 min. traffic arbitration scheme</b> 0: Strict Priority (SP) 1: Round-Robin (RR)
15	MIN_RATE_EN_Q6_P0	<b>Port 0 Queue 6 minimum shaper rate limit control is enabled.</b> 0: Queue 6 min. rate limit control is disabled, when it is disabled, shaper will always let the pkt pass.(infinite rate) 1: Queue 6 min. rate limit control enable
11:8	MIN_RATE_CTRL_EXP_Q6_P0	<b>Exponent part of Port 0 Queue 6 min. shaper rate limit control</b> Value range: 0..13
6:0	MIN_RATE_CTRL_MAN_Q6_P0	<b>Mantissa part of Port 0 Queue 6 min. shaper rate limit control</b> Value range: 0..127

**00001034 MMSCR1\_Q6P0 Max-Min Scheduler Control Register 1 of Queue 6/Port 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MAX_SP_WFQ_Q6_P0				MAX_WEIGHT_Q6_P0											
Type	RW				RW											
Reset	0				0	0	0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MAX_RATE_EN_Q6_P0				MAX_RATE_CTRL_EXP_Q6_P0				MAX_RATE_CTRL_MAN_Q6_P0							

	<b>6_P0</b>														
<b>Type</b>	RW														
<b>Reset</b>	0				0	0	0	0		0	0	0	0	0	0

Bit(s)	Name	Description
31	MAX_SP_WFQ_Q6_P0	<b>Port 0 Queue 6 maximum traffic arbitration scheme</b> 0: Weighted Fair Queuing (WFQ) 1: Strict Priority (SP)
27:24	MAX_WEIGHT_Q6_P0	<b>Port 0 Queue 6 weighted value for maximum WFQ weighted value is (q6_max_weight+1'b1)</b>
15	MAX_RATE_EN_Q6_P0	<b>Port 0 Queue 6 maximum shaper rate limit control is enabled.</b> 0: Queue 6 maximum rate limit control disable, shaper will always let the pkt pass.(infinite rate) 1: Queue 6 maximum rate limit enable
11:8	MAX_RATE_CTRL_EXP_Q6_P0	<b>Exponent part of Port 0 Queue 6 maximum shaper rate limit control</b> Value range: 0..13 (4-bit)
6:0	MAX_RATE_CTRL_MAN_Q6_P0	<b>Mantissa part of Port 0 Queue 6 maximum shaper rate limit control</b> Value range: 0..127 (7-bit)

**00001038 MMSCR0\_Q7P0 Max-Min Scheduler Control Register 0 of Queue 7/Port 0 00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	MIN_S_P_WR_R_Q7_P0															
<b>Type</b>	RW															
<b>Reset</b>	0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	MIN_RATE_EN_Q7_P0				MIN_RATE_CTRL_EXP_Q7_P0					MIN_RATE_CTRL_MAN_Q7_P0						
<b>Type</b>	RW				RW					RW						
<b>Reset</b>	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MIN_SP_WRR_Q7_P0	<b>Port 0 Queue 7 min. traffic arbitration scheme</b> 0: Strict Priority (SP) 1: Round-Robin (RR)
15	MIN_RATE_EN_Q7_P0	<b>Port 0 Queue 7 minimum shaper rate limit control is enabled.</b> 0: Queue 7 min. rate limit control is disabled, when it is disabled, shaper will always let the pkt pass.(infinite rate) 1: Queue 7 min. rate limit control enable
11:8	MIN_RATE_CTRL_EXP_Q7_P0	<b>Exponent part of Port 0 Queue 7 min. shaper rate limit control</b> Value range: 0..13
6:0	MIN_RATE_CTRL_MAN_Q7_P0	<b>Mantissa part of Port 0 Queue 7 min. shaper rate limit control</b> Value range: 0..127

**0000103C MMSCR1\_Q7P0 Max-Min Scheduler Control Register 1 of Queue 7/Port 0 00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	MAX_SP_WFQ_Q7_P0				MAX_WEIGHT_Q7_P0											

Type	RW				RW											
Reset	0				0	0	0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MAX_RATE_EN_Q7_P0				MAX_RATE_CTRL_EXP_Q7_P0					MAX_RATE_CTRL_MAN_Q7_P0						
Type	RW				RW					RW						
Reset	0				0	0	0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MAX_SP_WFQ_Q7_P0	<b>Port 0 Queue 7 maximum traffic arbitration scheme</b> 0: Weighted Fair Queuing (WFQ) 1: Strict Priority (SP)
27:24	MAX_WEIGHT_Q7_P0	<b>Port 0 Queue 7 weighted value for maximum WFQ weighted value is (q7_max_weight+1'b1)</b>
15	MAX_RATE_EN_Q7_P0	<b>Port 0 Queue 7 maximum shaper rate limit control is enabled.</b> 0: Queue 7 maximum rate limit control disable, shaper will always let the pkt pass.(infinite rate) 1: Queue 7 maximum rate limit enable
11:8	MAX_RATE_CTRL_EXP_Q7_P0	<b>Exponent part of Port 0 Queue 7 maximum shaper rate limit control</b> Value range: 0..13 (4-bit)
6:0	MAX_RATE_CTRL_MAN_Q7_P0	<b>Mantissa part of Port 0 Queue 7 maximum shaper rate limit control</b> Value range: 0..127 (7-bit)

#### 00001040 ERLCR\_P0 Egress Rate Limit Control Register of Port 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	<b>EGC_RATE_CIR_15_0_P0</b>															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EG RATE LIMIT EN_P0			EGC RATE CIR_16_P0	EG RATE LIMIT EXP_P0	EGC_TB_T_P0	EGC_TB_EN_P0	EG RATE LIMIT MAN_P0_EGC_TB_CBS_P0								
Type	RW			RW	RW				RW	RW						
Reset	0			0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	EGC_RATE_CIR_15_0_P0	Total 17 bits EGC_CIR include EGC_RATE_CIR_16 in bit 12 location, support 32Kbps stepping CIR cover up to 2.5Gbps
15	EG_RATE_LIMIT_EN_P0	<b>EXP: egress_rate_limit_exp</b> MAN: egress_rate_limit_man Egress port rate limitation: MAN*10^(EXP)*1Kbps 0: Egress rate limit control disable 1: Enable
12	EGC_RATE_CIR_16_P0	Combined with EGC_RATE_CIR_15_0 to form a 17 bits CIR value
11:8	EG RATE LIMIT EXP_P0 _EGC_TB_T_P0	<b>Exponent part of port 0 ingress rate limit control value range: 0..13 (4-bit),</b> When EGC_TB_EN = 1, support EGC_TB_T period for rate measurement, 0: 1/128ms 1: 1/64ms 2: 1/32ms 3: 1/16ms 4: 1/8ms 5: 1/4ms 6: 1/2ms 7: 1ms 8: 2ms

9: 4ms  
10: 8ms  
11: 16ms  
12: 32ms  
13: 64ms  
14: 128ms  
15: 128ms

7 EGC\_TB\_EN\_P0

**When this bit is disabled, the Egress rate control acts like a leaky bucket principle.**

Otherwise, the Egress rate control uses the token bucket method, and this approach guarantees some burst level for TCP transaction.

0: CIR/CBS mode token bucket Disable  
1: Token bucket mode Enable

6:0 EG\_RATE\_LIMIT\_MAN\_P\_0\_EGC\_TB\_CBS\_P0

**Mantissa part of port 0 Egress rate limit control Value range: 0..127 (7-bit),**when EGC\_TB\_EN = 1, support maximum bucket size CBS 512 Bytes stepping, and  
Token Bucket = Max ( EGC\_CIR\*EGC\_TB\_T, EGC\_TB\_CBS\*512 )**000010E0      GERLCR****Global Egress Rate Limit Control Register****00000104**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							<b>EGC_MFRM_EX</b>	<b>EGC_IPG_OP</b>	<b>EGC_IPG_BYTEx</b>							
Type							RW	RW	RW							
Reset							0	1	0	0	0	0	0	1	0	0

Bit(s)	Name	Description
9	EGC_MFRM_EX	When this bit is enabled, management frames are excluded in the egress rate limit control mechanism; otherwise, management frames are included. (Management frame type is set by ARL registers) 0: Include management frames 1: Exclude management frames
8	EGC_IPG_OP	Egress Rate IPG Byte Addition or Subtraction Byte count should be added or subtracted for the rate calculation. 0: IPG byte is excluded 1: IPG byte is included
7:0	EGC_IPG_BYTEx	Egress Rate IPG Byte Count Byte count should be added while calculating the rate limit. 0x04: 4 byte CRC (default) 0x18: 4 byte CRC + 12 byte IPG + 8 byte Preamble

## 2.19 Special tag format

Special is used for taking the per-port information to CPU port. It replaces the VLAN tag and inserts the special tag format as below:

Rx:

FUP	UPRI[2:0]			DVP	DRM	VPM[1:0]
PT	SA	DP[5:0]				

Tx:

0	0	0	0	0	0	VPM[1:0]
PT	0	0	0	0	SPN[2:0]	

**RX**

Bit	15	14	13	12	11	10	9	8
Name	FUP	UPR[2:0]			DVP	DRM	VPM[1:0]	
Bit	7	6	5	4	3	2	1	0
Name	PT	SA	DP[5:0]					

Bit(s)	Name	Description
15	FUP	Force PPE user priority
14:12	UPR	PPE user priority
11	DVP	Disable VLAN priority remarking
10	DRM	Disable DSCP priority remarking
9:8	VPM	Tag attribute before special tag insertion; 2'b00 untagged; 2'b01 TPID=8100;
7	PT	2'b10 TPID=predefined (e.g. 0x9100 or 0x88a8) Pass through
6	SA	Disable SA learning
5:0	DP	Force forwarding port map; all 0 means disable.


**TX**

Bit	15	14	13	12	11	10	9	8
Name	0	0	0	0	0	0	VPM[1:0]	
Bit	7	6	5	4	3	2	1	0
Name	PT	0	0	0	0	SPN[2:0]		


Bit(s)	Name	Description
9:8	VPM	Tag attribute before special tag insertion; 2'b00 untagged; 2'b01 TPID=8100; 2'b10 TPID=predefined (e.g. 0x9100 or 0x88a8) Pass through
7	PT	Disable VLAN priority remarking
2:0	SPN	Source port number

We show some case here to explain the behavior of special tag:

RX: PORT\_STAG=0, TX: PORT\_STAG=1



RX: PORT\_STAG=1, TX: PORT\_STAG=1



You can enable them at Reg 0x2010,0x2110...etc., for per-port ability.

Port VLAN Control of P0																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	STAG_VPID															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
Name	DIS_P_VID	FORC_E_PVI_D	REV0	PT_VPPT_OPTION	EG_TAG				VLAN_ATTR	PORT_STA_G	BC_L_N	MC_L_N	UC_L_N	ACC_FRM		
Type	RW	RW	DC	RW	RW				RW	RW	RW	RW	RW	RW		
Reset	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	

## 2.20 Local port enable

This is used for debugging not for normal use. It means it would add the self port to the MAC table. So, the same packet would come out from the input port. Set 7<sup>th</sup> of 0x000c to enable it.

**0000000C AGC**

**ARL Global Control**

**00071819**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>MLDv2_int_en</b>	REV0											<b>ACL_INT</b>	<b>VLAN_INT</b>	<b>ADDR_INT</b>	
<b>Type</b>	RW	DC											RO	RO	RO	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RATE_COM_P</b>	COMP_BNUM						<b>LOCA_L_EN</b>	<b>ARL_P_ADDIN_G</b>	<b>ACL_MULTI</b>	<b>L2LEN_CTRL_CHK</b>	<b>VLAN4_DROP_CPU</b>	<b>ARL_RI</b>	<b>ALR_RST_N</b>		
<b>Type</b>	RW	RW						RW	RW	RW	RW	RW	RW	RW	RW	
<b>Reset</b>	0	0	0	1	1	0	0	0	0	0	0	1	1	0	0	1

## 2.21 System MAC Controller

GSW build-in the internal MAC. The default MAC is 00000017a501. We put them at 0x30E8 and 0x30E4. You can change the default value as you want.

**000030E4    SMACCR0    System MAC Control Register 0    0017A501**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>SMACCR0[31:16]</b>																
RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>SMACCR0[15:0]</b>																
RW																
<b>Reset</b>	1	0	1	0	0	1	0	1	0	0	0	0	0	0	0	1

Bit(s)	Name	Description
31:0	<b>SMACCR0</b>	System MAC Address, sys_mac [31:0]. The first 32-bit of system MAC address. It is unique and is specified for pause frame.

**000030E8    SMACCR1    System MAC Control Register 1    00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>SMACCR1</b>																
RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit(s)	Name	Description
15:0	<b>SMACCR1</b>	System MAC Address, sys_mac [47:32]. The second 16-bit of system MAC address. It is unique and is specified for pause frame.

## 2.22 MIB (management information base) counter

MIB counters are used to record the packet number of ingress and egress port. You can use software reset to clean it. Or write 0x4fe0 as 0 then write 80000000 to restart it.

### MIB counter of port 0:

00004000	<a href="#">TDPC_P0</a>	32	TX Drop Packet Counter of Port 0
00004004	<a href="#">TCRC_P0</a>	32	TX CRC Packet Counter of Port 0
00004008	<a href="#">TUPC_P0</a>	32	TX Unicast Packet Counter of Port 0
0000400C	<a href="#">TMPC_P0</a>	32	TX Multicast Packet Counter of Port 0
00004010	<a href="#">TBPC_P0</a>	32	TX Broadcast Packet Counter of Port 0
00004014	<a href="#">TCEC_P0</a>	32	TX Collision Event Counter of Port 0
00004018	<a href="#">TSCEC_P0</a>	32	TX Single Collision Event Counter of Port 0
0000401C	<a href="#">TMCEC_P0</a>	32	TX Multiple Collision Event Counter of Port 0
00004020	<a href="#">TDEC_P0</a>	32	TX Deferred Event Counter of Port 0
00004024	<a href="#">TLCEC_P0</a>	32	TX Late Collision Event Counter of Port 0
00004028	<a href="#">TXCEC_P0</a>	32	TX excessive Collision Event Counter of Port 0
0000402C	<a href="#">TPPC_P0</a>	32	TX Pause Packet Counter of Port 0
00004030	<a href="#">TL64PC_P0</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 0
00004034	<a href="#">TL65PC_P0</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 0
00004038	<a href="#">TL128PC_P0</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 0
0000403C	<a href="#">TL256PC_P0</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 0
00004040	<a href="#">TL512PC_P0</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 0
00004044	<a href="#">TL1024PC_P0</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 0
00004048	<a href="#">TOCL_P0</a>	32	TX Octet Counter Low double word of Port 0
0000404C	<a href="#">TOCH_P0</a>	32	TX Octet Counter High double word of Port 0
00004060	<a href="#">RDPC_P0</a>	32	RX Drop Packet Counter of Port 0
00004064	<a href="#">RFPC_P0</a>	32	RX Filtering Packet Counter of Port 0
00004068	<a href="#">RUPC_P0</a>	32	RX Unicast Packet Counter of Port 0
0000406C	<a href="#">RMPC_P0</a>	32	RX Multicast Packet Counter of Port 0
00004070	<a href="#">RBPC_P0</a>	32	RX Broadcast Packet Counter of Port 0
00004074	<a href="#">RAEPC_P0</a>	32	RX Alignment Error Packet Counter of Port 0
00004078	<a href="#">RCEPC_P0</a>	32	RX CRC(FCS) Error Packet Counter of Port 0
0000407C	<a href="#">RUSPC_P0</a>	32	RX Undersize Packet Counter of Port 0
00004080	<a href="#">RFEPC_P0</a>	32	RX Fragment Error Packet Counter of Port 0
00004084	<a href="#">ROSPC_P0</a>	32	RX Oversize Packet Counter of Port 0
00004088	<a href="#">RJEPC_P0</a>	32	RX Jabber Error Packet Counter of Port 0
0000408C	<a href="#">RPPC_P0</a>	32	RX Pause Packet Counter of Port 0
00004090	<a href="#">RL64PC_P0</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 0
00004094	<a href="#">RL65PC_P0</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 0
00004098	<a href="#">RL128PC_P0</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 0
0000409C	<a href="#">RL256PC_P0</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 0
000040A0	<a href="#">RL512PC_P0</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 0
000040A4	<a href="#">RL1024PC_P0</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 0
000040A8	<a href="#">ROCL_P0</a>	32	RX Octet Counter Low double word of Port 0

000040AC	<a href="#">ROCH_P0</a>	32	Rx Octet Counter High double word of Port 0
000040B0	<a href="#">RDPC_CTRL_P0</a>	32	RX CTRL Drop Packet Counter of Port 0
000040B4	<a href="#">RDPC_ING_P0</a>	32	RX Ingress Drop Packet Counter of Port 0
000040B8	<a href="#">RDPC_ARL_P0</a>	32	RX ARL Drop Packet Counter of Port 0
000040D0	<a href="#">TMIB_HF_STS_P0</a>	32	TX Port MIB Counter Half Full Status of Port 0
000040D4	<a href="#">RMIB_HF_STS_P0</a>	32	RX Port MIB Counter Half Full Status of Port 0

## MIB counter of port 1:

00004100	<a href="#">TDPC_P1</a>	32	TX Drop Packet Counter of Port 1
00004104	<a href="#">TCRC_P1</a>	32	TX CRC Packet Counter of Port 1
00004108	<a href="#">TUPC_P1</a>	32	TX Unicast Packet Counter of Port 1
0000410C	<a href="#">TMPC_P1</a>	32	TX Multicast Packet Counter of Port 1
00004110	<a href="#">TBPC_P1</a>	32	TX Broadcast Packet Counter of Port 1
00004114	<a href="#">TCEC_P1</a>	32	TX Collision Event Counter of Port 1
00004118	<a href="#">TSCEC_P1</a>	32	TX Single Collision Event Counter of Port 1
0000411C	<a href="#">TMCEC_P1</a>	32	TX Multiple Collision Event Counter of Port 1
00004120	<a href="#">TDEC_P1</a>	32	TX Deferred Event Counter of Port 1
00004124	<a href="#">TLCEC_P1</a>	32	TX Late Collision Event Counter of Port 1
00004128	<a href="#">TXCEC_P1</a>	32	TX excessive Collision Event Counter of Port 1
0000412C	<a href="#">TPPC_P1</a>	32	TX Pause Packet Counter of Port 1
00004130	<a href="#">TL64PC_P1</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 1
00004134	<a href="#">TL65PC_P1</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 1
00004138	<a href="#">TL128PC_P1</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 1
0000413C	<a href="#">TL256PC_P1</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 1
00004140	<a href="#">TL512PC_P1</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 1
00004144	<a href="#">TL1024PC_P1</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 1
00004148	<a href="#">TOCL_P1</a>	32	TX Octet Counter Low double word of Port 1
0000414C	<a href="#">TOCH_P1</a>	32	TX Octet Counter High double word of Port 1
00004160	<a href="#">RDPC_P1</a>	32	RX Drop Packet Counter of Port 1
00004164	<a href="#">RPCP_P1</a>	32	RX Filtering Packet Counter of Port 1
00004168	<a href="#">RUPC_P1</a>	32	RX Unicast Packet Counter of Port 1
0000416C	<a href="#">RMPC_P1</a>	32	RX Multicast Packet Counter of Port 1
00004170	<a href="#">RBPC_P1</a>	32	RX Broadcast Packet Counter of Port 1
00004174	<a href="#">RAEPC_P1</a>	32	RX Alignment Error Packet Counter of Port 1
00004178	<a href="#">RCEPC_P1</a>	32	RX CRC(FCS) Error Packet Counter of Port 1
0000417C	<a href="#">RUSPC_P1</a>	32	RX Undersize Packet Counter of Port 1
00004180	<a href="#">RFEPC_P1</a>	32	RX Fragment Error Packet Counter of Port 1
00004184	<a href="#">ROSPC_P1</a>	32	RX Oversize Packet Counter of Port 1
00004188	<a href="#">RJEP觅_P1</a>	32	RX Jabber Error Packet Counter of Port 1
0000418C	<a href="#">RPPC_P1</a>	32	RX Pause Packet Counter of Port 1
00004190	<a href="#">RL64PC_P1</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 1
00004194	<a href="#">RL65PC_P1</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 1
00004198	<a href="#">RL128PC_P1</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 1
0000419C	<a href="#">RL256PC_P1</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 1

000041A0	<a href="#">RL512PC_P1</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 1
000041A4	<a href="#">RL1024PC_P1</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 1
000041A8	<a href="#">ROCL_P1</a>	32	RX Octet Counter Low double word of Port 1
000041AC	<a href="#">ROCH_P1</a>	32	Rx Octet Counter High double word of Port 1
000041B0	<a href="#">RDPC_CTRL_P1</a>	32	RX CTRL Drop Packet Counter of Port 1
000041B4	<a href="#">RDPC_ING_P1</a>	32	RX Ingress Drop Packet Counter of Port 1
000041B8	<a href="#">RDPC_ARL_P1</a>	32	RX ARL Drop Packet Counter of Port 1
000041D0	<a href="#">TMIB_HF_STS_P1</a>	32	TX Port MIB Counter Half Full Status of Port 1
000041D4	<a href="#">RMIB_HF_STS_P1</a>	32	RX Port MIB Counter Half Full Status of Port 1

## MIB counter of port 2:

00004200	<a href="#">TDPC_P2</a>	32	TX Drop Packet Counter of Port 2
00004204	<a href="#">TCRC_P2</a>	32	TX CRC Packet Counter of Port 2
00004208	<a href="#">TUPC_P2</a>	32	TX Unicast Packet Counter of Port 2
0000420C	<a href="#">TMPC_P2</a>	32	TX Multicast Packet Counter of Port 2
00004210	<a href="#">TBPC_P2</a>	32	TX Broadcast Packet Counter of Port 2
00004214	<a href="#">TCEC_P2</a>	32	TX Collision Event Counter of Port 2
00004218	<a href="#">TSCEC_P2</a>	32	TX Single Collision Event Counter of Port 2
0000421C	<a href="#">TMCEC_P2</a>	32	TX Multiple Collision Event Counter of Port 2
00004220	<a href="#">TDEC_P2</a>	32	TX Deferred Event Counter of Port 2
00004224	<a href="#">TLCEC_P2</a>	32	TX Late Collision Event Counter of Port 2
00004228	<a href="#">TXCEC_P2</a>	32	TX excessive Collision Event Counter of Port 2
0000422C	<a href="#">TPPC_P2</a>	32	TX Pause Packet Counter of Port 2
00004230	<a href="#">TL64PC_P2</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 2
00004234	<a href="#">TL65PC_P2</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 2
00004238	<a href="#">TL128PC_P2</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 2
0000423C	<a href="#">TL256PC_P2</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 2
00004240	<a href="#">TL512PC_P2</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 2
00004244	<a href="#">TL1024PC_P2</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 2
00004248	<a href="#">TOCL_P2</a>	32	TX Octet Counter Low double word of Port 2
0000424C	<a href="#">TOCH_P2</a>	32	TX Octet Counter High double word of Port 2
00004260	<a href="#">RDPC_P2</a>	32	RX Drop Packet Counter of Port 2
00004264	<a href="#">RFPC_P2</a>	32	RX Filtering Packet Counter of Port 2
00004268	<a href="#">RUPC_P2</a>	32	RX Unicast Packet Counter of Port 2
0000426C	<a href="#">RMPC_P2</a>	32	RX Multicast Packet Counter of Port 2
00004270	<a href="#">RBPC_P2</a>	32	RX Broadcast Packet Counter of Port 2
00004274	<a href="#">RAEPC_P2</a>	32	RX Alignment Error Packet Counter of Port 2
00004278	<a href="#">RCEPC_P2</a>	32	RX CRC(FCS) Error Packet Counter of Port 2
0000427C	<a href="#">RUSPC_P2</a>	32	RX Undersize Packet Counter of Port 2
00004280	<a href="#">RFEPC_P2</a>	32	RX Fragment Error Packet Counter of Port 2
00004284	<a href="#">ROSPC_P2</a>	32	RX Oversize Packet Counter of Port 2
00004288	<a href="#">RJEPC_P2</a>	32	RX Jabber Error Packet Counter of Port 2
0000428C	<a href="#">RPPC_P2</a>	32	RX Pause Packet Counter of Port 2
00004290	<a href="#">RL64PC_P2</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 2

00004294	<a href="#">RL65PC_P2</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 2
00004298	<a href="#">RL128PC_P2</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 2
0000429C	<a href="#">RL256PC_P2</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 2
000042A0	<a href="#">RL512PC_P2</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 2
000042A4	<a href="#">RL1024PC_P2</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 2
000042A8	<a href="#">ROCL_P2</a>	32	RX Octet Counter Low double word of Port 2
000042AC	<a href="#">ROCH_P2</a>	32	Rx Octet Counter High double word of Port 2
000042B0	<a href="#">RDPC_CTRL_P2</a>	32	RX CTRL Drop Packet Counter of Port 2
000042B4	<a href="#">RDPC_ING_P2</a>	32	RX Ingress Drop Packet Counter of Port 2
000042B8	<a href="#">RDPC_ARL_P2</a>	32	RX ARL Drop Packet Counter of Port 2
000042D0	<a href="#">TMIB_HF_STS_P2</a>	32	TX Port MIB Counter Half Full Status of Port 2
000042D4	<a href="#">RMIB_HF_STS_P2</a>	32	RX Port MIB Counter Half Full Status of Port 2

### MIB counter of port 3:

00004300	<a href="#">TDPC_P3</a>	32	TX Drop Packet Counter of Port 3
00004304	<a href="#">TCRC_P3</a>	32	TX CRC Packet Counter of Port 3
00004308	<a href="#">TUPC_P3</a>	32	TX Unicast Packet Counter of Port 3
0000430C	<a href="#">TMPC_P3</a>	32	TX Multicast Packet Counter of Port 3
00004310	<a href="#">TBPC_P3</a>	32	TX Broadcast Packet Counter of Port 3
00004314	<a href="#">TCEC_P3</a>	32	TX Collision Event Counter of Port 3
00004318	<a href="#">TSCEC_P3</a>	32	TX Single Collision Event Counter of Port 3
0000431C	<a href="#">TMCEC_P3</a>	32	TX Multiple Collision Event Counter of Port 3
00004320	<a href="#">TDEC_P3</a>	32	TX Deferred Event Counter of Port 3
00004324	<a href="#">TLCEC_P3</a>	32	TX Late Collision Event Counter of Port 3
00004328	<a href="#">TXCEC_P3</a>	32	TX excessive Collision Event Counter of Port 3
0000432C	<a href="#">TPPC_P3</a>	32	TX Pause Packet Counter of Port 3
00004330	<a href="#">TL64PC_P3</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 3
00004334	<a href="#">TL65PC_P3</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 3
00004338	<a href="#">TL128PC_P3</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 3
0000433C	<a href="#">TL256PC_P3</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 3
00004340	<a href="#">TL512PC_P3</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 3
00004344	<a href="#">TL1024PC_P3</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 3
00004348	<a href="#">TOCL_P3</a>	32	TX Octet Counter Low double word of Port 3
0000434C	<a href="#">TOCH_P3</a>	32	TX Octet Counter High double word of Port 3
00004360	<a href="#">RDPC_P3</a>	32	RX Drop Packet Counter of Port 3
00004364	<a href="#">RPCP_P3</a>	32	RX Filtering Packet Counter of Port 3
00004368	<a href="#">RUPC_P3</a>	32	RX Unicast Packet Counter of Port 3
0000436C	<a href="#">RMPC_P3</a>	32	RX Multicast Packet Counter of Port 3
00004370	<a href="#">RBPC_P3</a>	32	RX Broadcast Packet Counter of Port 3
00004374	<a href="#">RAEPC_P3</a>	32	RX Alignment Error Packet Counter of Port 3
00004378	<a href="#">RCEPC_P3</a>	32	RX CRC(FCS) Error Packet Counter of Port 3
0000437C	<a href="#">RUSPC_P3</a>	32	RX Undersize Packet Counter of Port 3
00004380	<a href="#">RFEPC_P3</a>	32	RX Fragment Error Packet Counter of Port 3
00004384	<a href="#">ROSPC_P3</a>	32	RX Oversize Packet Counter of Port 3

00004388	<a href="#">RJEPC_P3</a>	32	RX Jabber Error Packet Counter of Port 3
0000438C	<a href="#">RPPC_P3</a>	32	RX Pause Packet Counter of Port 3
00004390	<a href="#">RL64PC_P3</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 3
00004394	<a href="#">RL65PC_P3</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 3
00004398	<a href="#">RL128PC_P3</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 3
0000439C	<a href="#">RL256PC_P3</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 3
000043A0	<a href="#">RL512PC_P3</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 3
000043A4	<a href="#">RL1024PC_P3</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 3
000043A8	<a href="#">ROCL_P3</a>	32	RX Octet Counter Low double word of Port 3
000043AC	<a href="#">ROCH_P3</a>	32	Rx Octet Counter High double word of Port 3
000043B0	<a href="#">RDPC_CTRL_P3</a>	32	RX CTRL Drop Packet Counter of Port 3
000043B4	<a href="#">RDPC_ING_P3</a>	32	RX Ingress Drop Packet Counter of Port 3
000043B8	<a href="#">RDPC_ARL_P3</a>	32	RX ARL Drop Packet Counter of Port 3
000043D0	<a href="#">TMIB_HF_STS_P3</a>	32	TX Port MIB Counter Half Full Status of Port 3
000043D4	<a href="#">RMIB_HF_STS_P3</a>	32	RX Port MIB Counter Half Full Status of Port 3

### MIB counter of port 4:

00004400	<a href="#">TDPC_P4</a>	32	TX Drop Packet Counter of Port 4
00004404	<a href="#">TCRC_P4</a>	32	TX CRC Packet Counter of Port 4
00004408	<a href="#">TUPC_P4</a>	32	TX Unicast Packet Counter of Port 4
0000440C	<a href="#">TMPC_P4</a>	32	TX Multicast Packet Counter of Port 4
00004410	<a href="#">TBPC_P4</a>	32	TX Broadcast Packet Counter of Port 4
00004414	<a href="#">TCEC_P4</a>	32	TX Collision Event Counter of Port 4
00004418	<a href="#">TSCEC_P4</a>	32	TX Single Collision Event Counter of Port 4
0000441C	<a href="#">TMCEC_P4</a>	32	TX Multiple Collision Event Counter of Port 4
00004420	<a href="#">TDEC_P4</a>	32	TX Deferred Event Counter of Port 4
00004424	<a href="#">TLCEC_P4</a>	32	TX Late Collision Event Counter of Port 4
00004428	<a href="#">TXCEC_P4</a>	32	TX excessive Collision Event Counter of Port 4
0000442C	<a href="#">TPPC_P4</a>	32	TX Pause Packet Counter of Port 4
00004430	<a href="#">TL64PC_P4</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 4
00004434	<a href="#">TL65PC_P4</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 4
00004438	<a href="#">TL128PC_P4</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 4
0000443C	<a href="#">TL256PC_P4</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 4
00004440	<a href="#">TL512PC_P4</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 4
00004444	<a href="#">TL1024PC_P4</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 4
00004448	<a href="#">TOCL_P4</a>	32	TX Octet Counter Low double word of Port 4
0000444C	<a href="#">TOCH_P4</a>	32	TX Octet Counter High double word of Port 4
00004460	<a href="#">RDPC_P4</a>	32	RX Drop Packet Counter of Port 4
00004464	<a href="#">RFPC_P4</a>	32	RX Filtering Packet Counter of Port 4
00004468	<a href="#">RUPC_P4</a>	32	RX Unicast Packet Counter of Port 4
0000446C	<a href="#">RMPC_P4</a>	32	RX Multicast Packet Counter of Port 4
00004470	<a href="#">RBPC_P4</a>	32	RX Broadcast Packet Counter of Port 4
00004474	<a href="#">RAEPC_P4</a>	32	RX Alignment Error Packet Counter of Port 4
00004478	<a href="#">RCEPC_P4</a>	32	RX CRC(FCS) Error Packet Counter of Port 4

0000447C	<a href="#">RUSPC_P4</a>	32	RX Undersize Packet Counter of Port 4
00004480	<a href="#">RFEPC_P4</a>	32	RX Fragment Error Packet Counter of Port 4
00004484	<a href="#">ROSPC_P4</a>	32	RX Oversize Packet Counter of Port 4
00004488	<a href="#">RJEPC_P4</a>	32	RX Jabber Error Packet Counter of Port 4
0000448C	<a href="#">RPPC_P4</a>	32	RX Pause Packet Counter of Port 4
00004490	<a href="#">RL64PC_P4</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 4
00004494	<a href="#">RL65PC_P4</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 4
00004498	<a href="#">RL128PC_P4</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 4
0000449C	<a href="#">RL256PC_P4</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 4
000044A0	<a href="#">RL512PC_P4</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 4
000044A4	<a href="#">RL1024PC_P4</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 4
000044A8	<a href="#">ROCL_P4</a>	32	RX Octet Counter Low double word of Port 4
000044AC	<a href="#">ROCH_P4</a>	32	Rx Octet Counter High double word of Port 4
000044B0	<a href="#">RDPC_CTRL_P4</a>	32	RX CTRL Drop Packet Counter of Port 4
000044B4	<a href="#">RDPC_ING_P4</a>	32	RX Ingress Drop Packet Counter of Port 4
000044B8	<a href="#">RDPC_ARL_P4</a>	32	RX ARL Drop Packet Counter of Port 4
000044D0	<a href="#">TMIB_HF_STS_P4</a>	32	TX Port MIB Counter Half Full Status of Port 4
000044D4	<a href="#">RMIB_HF_STS_P4</a>	32	RX Port MIB Counter Half Full Status of Port 4

### MIB counter of port 5:

00004500	<a href="#">TDPC_P5</a>	32	TX Drop Packet Counter of Port 5
00004504	<a href="#">TCRC_P5</a>	32	TX CRC Packet Counter of Port 5
00004508	<a href="#">TUPC_P5</a>	32	TX Unicast Packet Counter of Port 5
0000450C	<a href="#">TMPC_P5</a>	32	TX Multicast Packet Counter of Port 5
00004510	<a href="#">TBPC_P5</a>	32	TX Broadcast Packet Counter of Port 5
00004514	<a href="#">TCEC_P5</a>	32	TX Collision Event Counter of Port 5
00004518	<a href="#">TSCEC_P5</a>	32	TX Single Collision Event Counter of Port 5
0000451C	<a href="#">TMCEC_P5</a>	32	TX Multiple Collision Event Counter of Port 5
00004520	<a href="#">TDEC_P5</a>	32	TX Deferred Event Counter of Port 5
00004524	<a href="#">TLCEC_P5</a>	32	TX Late Collision Event Counter of Port 5
00004528	<a href="#">TXCEC_P5</a>	32	TX excessive Collision Event Counter of Port 5
0000452C	<a href="#">TPPC_P5</a>	32	TX Pause Packet Counter of Port 5
00004530	<a href="#">TL64PC_P5</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 5
00004534	<a href="#">TL65PC_P5</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 5
00004538	<a href="#">TL128PC_P5</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 5
0000453C	<a href="#">TL256PC_P5</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 5
00004540	<a href="#">TL512PC_P5</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 5
00004544	<a href="#">TL1024PC_P5</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 5
00004548	<a href="#">TOCL_P5</a>	32	TX Octet Counter Low double word of Port 5
0000454C	<a href="#">TOCH_P5</a>	32	TX Octet Counter High double word of Port 5
00004560	<a href="#">RDPC_P5</a>	32	RX Drop Packet Counter of Port 5
00004564	<a href="#">RFPC_P5</a>	32	RX Filtering Packet Counter of Port 5
00004568	<a href="#">RUPC_P5</a>	32	RX Unicast Packet Counter of Port 5
0000456C	<a href="#">RMPC_P5</a>	32	RX Multicast Packet Counter of Port 5

00004570	<a href="#">RBPC_P5</a>	32	RX Broadcast Packet Counter of Port 5
00004574	<a href="#">RAEPC_P5</a>	32	RX Alignment Error Packet Counter of Port 5
00004578	<a href="#">RCEPC_P5</a>	32	RX CRC(FCS) Error Packet Counter of Port 5
0000457C	<a href="#">RUSPC_P5</a>	32	RX Undersize Packet Counter of Port 5
00004580	<a href="#">RFEPC_P5</a>	32	RX Fragment Error Packet Counter of Port 5
00004584	<a href="#">ROSPC_P5</a>	32	RX Oversize Packet Counter of Port 5
00004588	<a href="#">RJEPC_P5</a>	32	RX Jabber Error Packet Counter of Port 5
0000458C	<a href="#">RPPC_P5</a>	32	RX Pause Packet Counter of Port 5
00004590	<a href="#">RL64PC_P5</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 5
00004594	<a href="#">RL65PC_P5</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 5
00004598	<a href="#">RL128PC_P5</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 5
0000459C	<a href="#">RL256PC_P5</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 5
000045A0	<a href="#">RL512PC_P5</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 5
000045A4	<a href="#">RL1024PC_P5</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 5
000045A8	<a href="#">ROCL_P5</a>	32	RX Octet Counter Low double word of Port 5
000045AC	<a href="#">ROCH_P5</a>	32	Rx Octet Counter High double word of Port 5
000045B0	<a href="#">RDPC_CTRL_P5</a>	32	RX CTRL Drop Packet Counter of Port 5
000045B4	<a href="#">RDPC_ING_P5</a>	32	RX Ingress Drop Packet Counter of Port 5
000045B8	<a href="#">RDPC_ARL_P5</a>	32	RX ARL Drop Packet Counter of Port 5
000045D0	<a href="#">TMIB_HF_STS_P5</a>	32	TX Port MIB Counter Half Full Status of Port 5
000045D4	<a href="#">RMIB_HF_STS_P5</a>	32	RX Port MIB Counter Half Full Status of Port 5

## MIB counter of port 6:

00004600	<a href="#">TDPC_P6</a>	32	TX Drop Packet Counter of Port 6
00004604	<a href="#">TCRC_P6</a>	32	TX CRC Packet Counter of Port 6
00004608	<a href="#">TUPC_P6</a>	32	TX Unicast Packet Counter of Port 6
0000460C	<a href="#">TMPC_P6</a>	32	TX Multicast Packet Counter of Port 6
00004610	<a href="#">TBPC_P6</a>	32	TX Broadcast Packet Counter of Port 6
00004614	<a href="#">TCEC_P6</a>	32	TX Collision Event Counter of Port 6
00004618	<a href="#">TSCEC_P6</a>	32	TX Single Collision Event Counter of Port 6
0000461C	<a href="#">TMCEC_P6</a>	32	TX Multiple Collision Event Counter of Port 6
00004620	<a href="#">TDEC_P6</a>	32	TX Deferred Event Counter of Port 6
00004624	<a href="#">TLCEC_P6</a>	32	TX Late Collision Event Counter of Port 6
00004628	<a href="#">TXCEC_P6</a>	32	TX excessive Collision Event Counter of Port 6
0000462C	<a href="#">TPPC_P6</a>	32	TX Pause Packet Counter of Port 6
00004630	<a href="#">TL64PC_P6</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 6
00004634	<a href="#">TL65PC_P6</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 6
00004638	<a href="#">TL128PC_P6</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 6
0000463C	<a href="#">TL256PC_P6</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 6
00004640	<a href="#">TL512PC_P6</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 6
00004644	<a href="#">TL1024PC_P6</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 6
00004648	<a href="#">TOCL_P6</a>	32	TX Octet Counter Low double word of Port 6
0000464C	<a href="#">TOCH_P6</a>	32	TX Octet Counter High double word of Port 6


00004660	<a href="#">RDPC_P6</a>	32	RX Drop Packet Counter of Port 6
00004664	<a href="#">RFPC_P6</a>	32	RX Filtering Packet Counter of Port 6
00004668	<a href="#">RUPC_P6</a>	32	RX Unicast Packet Counter of Port 6
0000466C	<a href="#">RMPC_P6</a>	32	RX Multicast Packet Counter of Port 6
00004670	<a href="#">RBPC_P6</a>	32	RX Broadcast Packet Counter of Port 6
00004674	<a href="#">RAEPC_P6</a>	32	RX Alignment Error Packet Counter of Port 6
00004678	<a href="#">RCEPC_P6</a>	32	RX CRC(FCS) Error Packet Counter of Port 6
0000467C	<a href="#">RUSPC_P6</a>	32	RX Undersize Packet Counter of Port 6
00004680	<a href="#">RFEPC_P6</a>	32	RX Fragment Error Packet Counter of Port 6
00004684	<a href="#">ROSPC_P6</a>	32	RX Oversize Packet Counter of Port 6
00004688	<a href="#">RJEPC_P6</a>	32	RX Jabber Error Packet Counter of Port 6
0000468C	<a href="#">RPPC_P6</a>	32	RX Pause Packet Counter of Port 6
00004690	<a href="#">RL64PC_P6</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 6
00004694	<a href="#">RL65PC_P6</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 6
00004698	<a href="#">RL128PC_P6</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 6
0000469C	<a href="#">RL256PC_P6</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 6
000046A0	<a href="#">RL512PC_P6</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 6
000046A4	<a href="#">RL1024PC_P6</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 6
000046A8	<a href="#">ROCL_P6</a>	32	RX Octet Counter Low double word of Port 6
000046AC	<a href="#">ROCH_P6</a>	32	Rx Octet Counter High double word of Port 6
000046B0	<a href="#">RDPC_CTRL_P6</a>	32	RX CTRL Drop Packet Counter of Port 6
000046B4	<a href="#">RDPC_ING_P6</a>	32	RX Ingress Drop Packet Counter of Port 6
000046B8	<a href="#">RDPC_ARL_P6</a>	32	RX ARL Drop Packet Counter of Port 6
000046D0	<a href="#">TMIB_HF_STS_P6</a>	32	TX Port MIB Counter Half Full Status of Port 6
000046D4	<a href="#">RMIB_HF_STS_P6</a>	32	RX Port MIB Counter Half Full Status of Port 6

### 3 Annex

#### User Port

The user port is the default VLAN port. The incoming VLAN-tagged frame is stripped by the outer tag despite the following inner tags. Per untagged or priority-tagged frame, PVID is treated as VID1 tag. At the same time, VID1 is used to look for VLAN table to get the VID and Service tag for VID0. When a new Source MAC address is learned, the VID1 will also be learned on the MAC table.

On the TX\_CTRL side, each frame carries 2\*N-port egress control bits on per-port based. Bit0 indicates whether this frame carries VID 0 or not; similarly, Bit.1 is for VID1. Once "Consistent tag" is set, the egress tag format will follow the ingress tag format.




#### VLAN Tag Process on User Port

#### Translation Port


The translation port is designated for 1:1 or N:1 VLAN aggregation according to CHINA TELECOM EPON requirement. When an incoming frame is received on the translation port, the corresponding custom VID will be found from MAC table, and then the CVID will be the VID for VLAN table.

In the uploading direction, several custom VIDs can be translated into one service VID from the VLAN table which is carried on VID0. When this frame is transmitted from the translation port, etag\_ctrl[1:0] will be 2'b01 (Swap), and the service VID will appear on the egress frame.



## Transparent Port

When the port is chosen as transparent port, the VLAN tags on the incoming will be ignored and treated as un-tagged frames. VID0 and VID1 will store PVID as the default VID which is used to look up the VLAN table. On the egress side, TX\_CTRL can accept "UNTAG" control to send the original frame.



## VLAN Tag Process on Transparent Port

### Security mode

Enable 802.1Q VLAN for all the received frames.

Discard received frame due to ingress membership violation (interrupt CPU)

Discard received frames once if VID is missed on the VLAN table (interrupt CPU)

**Check mode**

Enable 802.1Q function for all the received frames.

Don't discard received frame due to ingress membership violation

Discard received frames once if VID is missed on the VLAN table (interrupt CPU)

**Fallback mode**

Enable 802.1Q function for all the received frames.

Don't discard received frame due to ingress membership violation

Frames whose VID is missed on the VLAN table will be filtered by the Port Matrix Member

**Port Matrix mode**

802.1Q function disables (VLAN Security and VLAN Filter Table)

*Frames filtered by the Port Matrix Member*