






|            |               |
|------------|---------------|
| rts3_n (O) | i2s_sdo (O)   |
| cts3_n (I) | i2s_clk (I/O) |
| txd3 (O)   | i2s_ws (I/O)  |
| rx3 (I)    | i2s_sdi (I)   |




Diff pair

(8) RDQ[0:15]

**DDR3/DDR2 Interface**  
The pinout is different when use DDR3 and DDR2


diff pair




|                  |               |
|------------------|---------------|
| sd_wp (I)        | nd_wp (O)     |
| sd_clk (I/O)     | nd_rb_n (I)   |
| sd_cd (I)        | nd_cle (O)    |
| sd_cmd (I/O)     | nd_ale (O)    |
| sd_data[0] (I/O) | nd_d[0] (I/O) |
| sd_data[1] (I/O) | nd_d[1] (I/O) |
| sd_data[2] (I/O) | nd_d[2] (I/O) |
| sd_data[3] (I/O) | nd_d[3] (I/O) |



**Test Pad for signal measurement**




|                |               |
|----------------|---------------|
| spi_cs0 (I/O)  | nd_cs_n (O)   |
| spi_cs1 (I/O)  | nd_we_n (O)   |
| spi_clk (I/O)  | nd_re_n (O)   |
| spi_miso (I/O) | nd_d[4] (I/O) |
| spi_mosi (I/O) | nd_d[5] (I/O) |
| spi_wp (I/O)   | nd_d[6] (I/O) |
| spi_hold (I/O) | nd_d[7] (I/O) |



|                 |                            |         |
|-----------------|----------------------------|---------|
| Title           |                            |         |
| <b>Mirouter</b> |                            |         |
| Size            | Document Number            | Rev     |
| B               | <b>03-MT7621-DDR3/NAND</b> | V10     |
| Date:           | Sheet                      | 3 of 20 |

# RGMII Interface



- (9) D2DB\_MDC
- (6) GE\_MDC
- (6) GE\_MDIO
- (6) GE\_TXD3
- (6) GE\_TXD2
- (6) GE\_TXD1
- (6) GE\_TXD0
- (6) GE\_TXEN
- (6) GE\_TXCLK
- (6) GE\_RXD3
- (6) GE\_RXD2
- (6) GE\_RXD1
- (6) GE\_RXD0
- (6) GE\_RXDV
- (6) GE\_RXCLK


**Note:**

1. MT7621A/S MDC/MDIO cannot use to GPIO when needs control external/internal PHY
2. GE2 group cannot use to GPIO when WAN/LAN total bandwidth is up to 2G. Keeps the pin floating.

|                 |                             |         |
|-----------------|-----------------------------|---------|
| Title           |                             |         |
| <b>Mirouter</b> |                             |         |
| Size            | Document Number             | Rev     |
| A               | <b>04-MT7621-RGMII-EPHY</b> | V10     |
| Date:           | Sheet                       | 4 of 20 |


# MT7621 Power

Please notice  
 Power and GND PCB layout is very important  
 (1) 1.1VD netlist PCB layout avoid voltage dropout  
 (2) Better GND connection can get good EMI performance







|                  |                        |         |
|------------------|------------------------|---------|
| Title            |                        |         |
| <b>Mirrouter</b> |                        |         |
| Size             | Document Number        | Rev     |
| A                | <b>05-MT7621-Power</b> | V10     |
| Date:            | Sheet                  | 5 of 20 |






# Giga SW



|          |                   |     |
|----------|-------------------|-----|
| Title    |                   |     |
| Mirouter |                   |     |
| Size     | Document Number   | Rev |
| B        | 06-MT7621-GbE I/F | V10 |
| Date:    | Sheet 6 of 20     |     |



(2) RDQ[0:15]











### Boot Strapping






| Pin Name                       | Description    | Value   |
|--------------------------------|----------------|---|
| SPI_CLK                        | DRAM_FROM_EE   | For non scan mode:<br>0: DRAM/PLL configuration from EEPROM<br>1: DRAM configuration from Auto Detect<br>For FT mode:<br>0: SUTIF<br>1: 3-wire SPI  |
| {SPI_CS1_N, SPI_CS0_N, MDC }   | XTAL_MODE      | 100: 40 MHz, Single end input<br>101: 40 MHz, differential input<br>110: 25 MHz, Self Oscillation mode<br>111: 25 MHz, Single end input   |
| PERST_N                        | OCP_RATIO      | 0: 1:3<br>1: 1:4  |
| TXD2                           | DRAM_TYPE      | 0: DDR3<br>1: DDR2  |
| {RTS2_N, RTS3_N, TXD1, GPIO0 } | CHIP_MODE[3:0] | 0000: Normal / Boot from SPI 4-byte address and XTAL clock<br>0001: Normal / Boot from ROM (NAND page 2k+64 bytes)<br>0010: Normal / Boot from SPI 3-byte address<br>0011: Normal / Boot from SPI 4-byte address<br>0100: iNIC RGMII / Boot from ROM<br>0101: iNIC MII / Boot from ROM<br>0110: iNIC RVMII / Boot from ROM<br>0111: iNIC PHY / Boot from ROM<br>1000: iNIC RGMII / Boot from ROM and XTAL clock<br>1001: Normal / Boot from internal SRAM<br>1010: Normal / Boot from ROM (NAND page 2k+128 bytes)<br>1011: Normal / Boot from ROM (NAND page 4k+128 bytes)<br>1100: Normal / Boot from ROM (NAND page 4k+224 bytes)<br>1101: Debug mode<br>1110: Scan mode<br>1111: Final Test |






### Giga Switch Hardware Trap

| Pin Name | Trap       | Fuction         | Description  | Default |
|----------|------------|-----------------|--|---------|
| P0_LED_0 | HWTRAP[0]  | HT_CHIP_MODE[0] | chip_mode[3:0]<br>4'b0000: IDDQ mode<br>4'b0001: IOTEST mode<br>4'b0010: NANDTREE mode<br>4'b0011: RING mode (both IO and std-cell)<br>4'b0100: MBIST<br>4'b0101: SCAN mode (internal)<br>4'b0110: SCAN-COMP mode (compression)<br>4'b0111: SCAN-MBIST-OLT mode<br>4'b1000: AFE-OLT mode<br>4'b1001: GPYH ATE mode<br>4'b1010: GPYH ADUMP mode<br>4'b1011: GPYH ADUMP probe mode<br>4'b1100: Reserved<br>4'b1101: Reserved<br>4'b1110: bootup probe mode<br>4'b1111: normal mode | 4'b1111 |
| P1_LED_0 | HWTRAP[1]  | HT_CHIP_MODE[1] |  |         |
| P2_LED_0 | HWTRAP[2]  | HT_CHIP_MODE[2] |  |         |
| P0_LED_1 | HWTRAP[3]  | HT_CHIP_MODE[3] |  |         |
| P3_LED_0 | HWTRAP[9]  | HT_XTAL_FSEL[0] | External Crystal Frequency Selection<br>xtal_freq_sel[1:0]<br>2'b01: 20MHz<br>2'b10: 40MHz<br>2'b11: 25MHz   | 2'b10   |
| P4_LED_0 | HWTRAP[10] | HT_XTAL_FSEL[1] |  |         |












$V_{out} = 0.6X (1+R1/R2) = 0.6 X 2 = 1.2V$



$V_{out} = 0.6X (1+R1/R2) = 0.6 X 1.9 = 1.14V$







$V_{out} = 0.6X (1+R1/R2) = 0.6 X 1.666 = 1.0V$



for power on sequence




XMER choose common chock near MT7621 side for better EMI



|           |                     |     |
|-----------|---------------------|-----|
| Title     |                     |     |
| Mirrouter |                     |     |
| Size      | Document Number     | Rew |
| B         | 12-TRANSFORMER/RJ45 | V10 |
| Date:     | Sheet 13 of 20      |     |




|                            |           |  |
|----------------------------|-----------|--|
| 0: Normal Mode             | TEST_MODE |  |
| 1: Test Mode               |           |  |
| <b>Normal Mode</b>         |           |  |
| 0: EPURM                   | ANTSEL4   |  |
| 1: EKPRM                   |           |  |
| <b>Test Mode</b>           |           |  |
| 00: 20MHz SMD              | ANTSEL4   |  |
| 01: 20MHz DIP              |           |  |
| 10: 20MHz DIP              |           |  |
| 11: 40MHz SMD              |           |  |
| <b>Co-clock mode</b>       |           |  |
| 0: Current Mode            | OPMODE3   |  |
| 1: Voltage Mode            |           |  |
| Set current mode to MT7621 |           |  |




\* 2.7mm wide power trace for 2.5A  
If power line need to jump layer,  
at least 2 of 1mm through holes need  
to be drilled.

\* R8 & C13 close to pin 26 (OVCJ),  
and Net of OVCJ leave far away from  
any USB connector.



Trace of VccDP1 to 4 are 1.3mm wide



Layout checked :  
1. 5V Current -> C5 -> L1 -> C3  
-> C4 -> C10, finally to the pin 20 (VDD5).  
2. C5, L1, C3 (Grouped together & close to FE1.1s).  
3. C4, C10 close to pin 20 (VDD5)

Layout checked: (For EMI)  
\* VD18 net is at least 40 mil wide.  
\* VD33 net is at least 40 mil wide.  
\* Both nets are in the same layer  
as IC and not going through vias.





L1 & L2 : Bead 100MHZ/ 470R / 2A / 0402 size.

This schematic is for TV, STB  
Notebook, Pad, Embedded System,  
Port extension, and EMI sensitive project.





\* U4, U5, U6, U7, U8  
are must reserved for EMI.

\* C6, C7, C8, C9 are close to each  
USB Down stream port.






|       |                             |                |
|-------|-----------------------------|----------------|
| Title | <Title>                     |                |
| Size  | Document Number             | Rev            |
| C     | <Doc>                       | <Rev>          |
| Date: | Tuesday, September 22, 2020 | Sheet 17 of 20 |




PTC will inherently have a resistance mismatch. This affects Longitudinal Balance. This means the PTC should be used in short loop applications where the longitudinal balance is not as important. In addition if the PTC ever fires its resistance will change quite a bit. This will affect the audio performance.

|       |                             |  |       |          |
|-------|-----------------------------|--|-------|----------|
| Title | <Title>                     |  | Rev   | <Rev>    |
| Size  | Document Number             |  |       | <Doc>    |
| C     |                             |  | Sheet | 18 of 20 |
| Date: | Tuesday, September 22, 2020 |  |       |          |


## PHY RESET/INTB




## MDIO




## 3.3V Power Supply




## RGMII Power




## RGMII RXC Delay Config.



## RSET




## RGMII Voltage Config.




| RGMII Power Source      | CFG_LDO[1:0] |
|-------------------------|--------------|
| External 3.3V (default) | 2'b00        |
| Internal 2.5V           | 2'b01        |
| Internal 1.8V           | 2'b10        |
| Internal 1.5V           | 2'b11        |

## PHY Address Config.




| PHY Address | PHYAD[2:0] |
|-------------|------------|
| 0           | 3'b000     |
| 1 (default) | 3'b001     |
| 2           | 3'b010     |
| 3           | 3'b011     |
| 4           | 3'b100     |
| 5           | 3'b101     |
| 6           | 3'b110     |
| 7           | 3'b111     |

## PHY Config.





| Operating Mode                 | CFG_MODE[2:0] |
|--------------------------------|---------------|
| UTP <=> RGMII                  | 3'b000        |
| FIBER <=> RGMII                | 3'b001        |
| UTP/FIBER <=> RGMII            | 3'b010        |
| UTP <=> SGMII                  | 3'b011        |
| SGMII (PHY) <=> RGMII          | 3'b100        |
| SGMII (MAC) <=> RGMII          | 3'b101        |
| UTP <=> FIBER (AUTO) (default) | 3'b110        |
| UTP <=> FIBER (FORCE)          | 3'b111        |


## SERDES




## RGMII RX Filter Network




## Switching Regulator




## Crystal Case



## External clock Case




## PLL Clock Out



|               | LED Resistances Setting    |
|---------------|----------------------------|
| PHYAD0=1'b1   | R29(NC), R30, R31, R32(NC) |
| PHYAD0=1'b0   | R29, R30(NC), R31(NC), R32 |
| CFG_LDO0=1'b1 | R33(NC), R34, R35, R36(NC) |
| CFG_LDO0=1'b0 | R33, R34(NC), R35(NC), R36 |
| CFG_LDO1=1'b1 | R37(NC), R38, R39, R40(NC) |
| CFG_LDO1=1'b0 | R37, R38(NC), R39(NC), R40 |

|       |       |    |                |
|-------|-------|----|----------------|
| MDC   | R1884 | OR | <<GE_MDC (6)   |
| MDIO  | R1885 | OR | <<GE_MDIO (6)  |
| TXD3  | R1886 | OR | <<GE_TXD3 (6)  |
| TXD2  | R1887 | OR | <<GE_TXD2 (6)  |
| TXD1  | R1888 | OR | <<GE_TXD1 (6)  |
| TXD0  | R1889 | OR | <<GE_TXD0 (6)  |
| TXCTL | R1890 | OR | <<GE_TXEN (6)  |
| GTXC  | R1891 | OR | <<GE_TXCLK (6) |

# SFP Connector & Cage



|         |                             |                |
|---------|-----------------------------|----------------|
| Title   |                             |                |
| <Title> |                             |                |
| Size    | Document Number             | Rev            |
| A       | <Doc>                       | <RevCode>      |
| Date:   | Tuesday, September 22, 2020 | Sheet 20 of 20 |